Home

UG-232 - Analog Devices

image

Contents

1. 09572 031 Figure 31 AD6657 AD6642 Evaluation Board Top Side Oc lt 09572 032 Figure 32 AD6657 AD6642 Evaluation Board Ground Plane Layer 2 Rev 0 Page 22 of 32 09572 033 09572 034 Figure 34 AD6657 AD6642 Evaluation Board Power Plane Layer 4 Rev 0 Page 23 of 32 09572 035 09572 036 Figure 36 AD6657 AD6642 Evaluation Board Bottom Side Rev 0 Page 24 of 32 ORDERING INFORMATION BILL OF MATERIALS Table 1 AD6642 Board BOM Item Qty Reference Designator Description Manufacturer Part No 1 1 Not applicable PCBZ 2 16 C101 C102 C103 C104 C105 C106 C109 Ceramic capacitor 0 1 uF Panasonic ECJ ZEBOJ104M C110 C111 C112 C113 C114 C115 C116 6 3 V X5R 0201 C119 C120 3 6 C107 C108 C117 C118 C121 C122 Ceramic capacitor 1 0 UF Murata GRM155R60J105KE19D 6 3 V 1096 X5R 0402 4 8 C201 C217 C219 C221 C223 C225 C505 Capacitor tantalum 10 uF AVX TAJA106K010RNJ C525 10 V 1096 SMD 5 10 C202 C203 C204 C206 C207
2. g OF R dl ucc s I Gra NI 55 AA UUT T 2628 TO 9T1OXNG 2274 Figure 21 Board Power Input Supply Rev 0 Page 12 of 32 2 g 3 A N HSLNS9 OL 331N3S SMIW 075 3H TINOHS S UWS INOAHTI 8 g 1no dug 8 PIG m ITa A HI NI dWb 6 6t ano6 UNDY BEEN S Ud 3HUHS ONDE ZEEN a e BF Ka al Na a preu Paga Slr Je Ja NIN ec 1 INT mg q N 1733 Bl E1 1 1013 M ged seed anq pest anos ALO F HLMT T 109 Poet o E v v T o Hee 0 2 N 8 ganan fh NAA on a ES cec II 1 anon ata SOE pg E aro Oki 5 ING Nov EEEN a a INT gaga 8881 vOEL ING 6 EE 2EY E ly le le g NIn TZEN SEEN sei a a d 6 67 02 sata usus ceed T LECH TECH a Paa sees ING m o 8 7 LNO7 Ny Ir 8 NIT IHS C RE J VC NOY YZIINID OL YSLNS9D S 11 QVS 34 IMOHS S ONS l1 10AU 1 971N07dhY lg y O 3 A Y NITO 6 6b ING ares 92 squd ausus a Now ETEH acu 2 cB deed YFNIN Bias NG gt roast Slr Je Ja ge COE TOEL T 3 ET 1 T213 Saca Ena vied aos m LE ALO LMT T Law zoer 0095
3. 6 abhi sua TA 2 Evaluation Board Schematics and Artwork 11 qaw iii 3 Ordering Information l 25 bado 3 Bill of Materials cde 25 Rev 0 Page 2 of 32 EVALUATION BOARD HARDWARE The AD6642 and AD6657 evaluation board provides all of the support circuitry required to operate these parts in their various modes and configurations Figure 2 shows the typical bench characterization setup used to evaluate the ac performance of the AD6642 or AD6657 It is critical that the signal sources used for the analog input and clock have very low phase noise lt 1 ps rms jitter to realize the optimum performance of the signal chain Proper filtering of the analog input signal to remove harmonics and lower the integrated or broadband noise at the input is necessary to achieve the specified noise performance The AD6642 and AD6657 evaluation board covers two general part families The boards are populated slightly differently for each family The AD6642 is one part supported by this evaluation board and the AD6657 is the second part supported by this evaluation board The evaluation board supports quad channel operation for the AD6657 while supporting dual channel operation for the AD6642 See the Evaluation Board Software Quick Start Procedures section to get started and see Figure 20 to Figure 36 for the complete schematics and layout diagrams These diagrams demonstrate the routing and groun
4. 8248 4nr a 310N SIMA YSLNS9 Ol YALNSD SMIW OFS 3H GINOHS SONS 100AU1 2 2 A 6v INCBQO M 258 NTO Ao 1 E KK ST2 TOZH2 Ant a T 2020 202 vola ING Anta EEES IT z ano 2020 o o ny 9 iMT T1dy TOLL 6v 9 2 6 a S LA ING ant o NO T 1 ET2H ING ela 2d2 5 Dicks TALI Ina ING 3NISSY E a 924 Figure 26 Default Clock Input Circuit Rev 0 Page 17 of 32 2120 21960 2497 479 Odo x15 ALN z T 9 E MT T 10 ING a NITO ANG HS a 2 apan OgSO subd a Te se S d 3UYHS a a ozgu 9T6Y ET T T213 EA 1 IN 236 Iud 089 SL Jo Y T 5 cebel 1 a J Sted sTsy artsy SOA 3YUHS 2 Yu SGA Un o dm 2935 NI NID FINO H2 2526 T OL H3lN3O S IW SA GTINOCHS 5 ONS INOAYTI NS INDY NITO 7 258 3 BSG ce 2035 ota sdud 3uuHs H a due c le le 2g 1 INC ING T 2983 2089 Iber IND UND INO reb nsa i28 SU wfe Sv Ee Y I 1 294 7082 sawa YS 2
5. CONG Da Pos CD Da Pos co D4_POS_CD D6_POS_CD D8_POS_CD DI8_POS_CD D _Pos_AB D2_POS_AB D4 pos 68 DS_POS_AB DB_POS_AB DIB_POS_A DL_NEG_CD D3_NEG_CD DS_NEG_CD D7_NEG_CD NG NEG CD DCO_NEG_CD DL_NEG_AB D3_NEG_AB DS_NEG_AB D7_NEG_AB D9_NEG_AB DCO_NEG_AB D1 POS CD D3 POS CD DS_POS_CD D7 _POS_CD ng DCO_POS_CD Di_POS_AB D3_POS_AB DS_POS_AB D9_POS_AB DCO POS AB POS CD Ter 3 TIFT as D as eTa autoa atza aus va gu sad due 8sd aott HFT ad 5 05 6 5 2 05 60 030 QC TU ET y HU SU S m LT EH agar E 295 090 OT Ter O TT N DT MS moo PET E ATT i j 9 AAA elated Circuits to q n U Rev 0 Page 11 of 32 Magoo HUTOOU 3 gt 0 S a tu x pa aozi ded Tang E AC B ZNI NI G oed 3 NI LA 5 3SN3S N3 2 T SUE 24 8 T Z ue92 Tddqo goa ELA m INg ING Ing INg D a EN dana Gand 40 ONTYHS 3lumun3 OL Z 9 se 602595 802559 2BESHS 902595 SBZSYS anos N s e m bi 5 5 ria avale
6. Tal late ESTUDIS 02 0119 Tg G5 oqa la TgHurood 99 3 sal GU 00s 769d4 09 60 ea BU red av 60 aurea aq 7 e nA gd s qua aT gd 2 lag gara Za c 28 o Za C C Lg corsa av 7H C zg sg s 15e asn log aso asn mera SU aya ag Gg an Ins wen ssi n EN zaso asn 8g SU ge Td eH SU gera orasan td ES va cl a ke KA Glo KO HLbd Tas eg m m e eg m ES a m m Ev TYLOTA cl cH co zg lev a leo Tal TO Tal ITO Tal TU S 4 amp 6d cS6ds6d TS6d TS6d PEE CLESIA Figure 30 FIFO Board Connector Circuit Rev 0 Page 21 of 32
7. Contig lal 0 crier Geba ADCRase AOCA xoc s occ cp aoc as OUTPUT MODE TESTIO NOISE SHAPED REQUANTZER 100 int Per On Mode 7 una watatas Output Test Mode 7 NSR Enatie 7 Normal T Oupatimet ja KO 17 NSR Fin Disable Power Down Date Ferma NER Nose Sandy PH Long Gaa Reset j rer Reset PN Short Gen zi r 17 Gang Codo ENHANCER TEST BISTIED CoA Disp ana NOISE SHAPED REQUANTIZER TUMINGQE She mode Tenabied BIST PN Gen en based on do beaten bt NSA Tung 7 pi OFFSET fase m mi 000000000 00000000 10 7 2010 320 16 PM 09572 015 Figure 15 SPIController Example ADC A Page NSR Settings 5 Repeat this procedure for Channel B Channel C and or Channel D 6 Click on the button circled in the FFT Analysis box see Figure 16 in Visual Analog to bring up the options for setting the NSR 09572 016 Figure 16 VisualAnalog Canvas AD6657 FFT Main Window Showing AD6657 Average FFT Analysis 7 Configure the settings in the FFT Analysis to match the settings selected for the NSR in the SPIController see Figure 17 FFT Settings A Ly UserDetred Preset Analysis Stancerd 96 Tone Mae c F Noise Hz F SEDA FF Average Bn
8. 116 6994 c us ING ONSA auod sig g SAS TZMZON x A 155 ina ma gt Flex Zoe A yi os e e E aso 1 apa mod TBT T esa IS ssa EE6N SS 2 es Ko Ant a cEGO bd danda Hled 1ds E awod Ex UNO ela ONSA 550 5 ape 2 E oIds ina 0 9 P 8 ous y Jer zog 8 on g TZ u as X9d282Z2ML9N 206 AT Jnr a MTT Teen lc ZEB OEE T vee Y 3 di YT T cana Figure 29 SPI Configuration Circuit Rev 0 Page 20 of 32 2 amp T 69T69v9 T 69T69rg 3 5 T 69T69v9 anoa eseasea Na Teaca 8 69 ed E E U U D TU 29 G 5 ENE EIE sd o 515 so All illz Ill 1 vod g D m m a ag 5 D D D D dj 8 8 lA 2 5 TOO TOE TOE TOE S6d S6d eS6d TS6d TS6d ar 2 0 T5 arora laToderata 6 v 69 05 80 6d B5 do 8 gu 8d 6d 65 Geran EIL ES oa sd poora anon gj o po sem 3 E a0 7d 5 Oo avta 2d C L5 gora T I Is ao za gq a iy 90 dotted ab cd oq a e 99 g8Utc cod I I 2 2 HA 00 00 sy po 00720 aver Sf n n 55 quran ed 3138 dB Bb a kil R 23 a NG 3 Ex PNG i SS ES zq 29 zq 29 Td ITO Td ITO G6ga amp d
9. 2 18795608 8 5 09 9280 HOTS HATS HAT gt Sega ssesu Sy 29y SE THY 2z98 4uoddns ns UNOS 1 9 80 S0T MS L at 5 rusea 92 809 E 5 247926909 92 809 Cz Cr Qu S cequ TOSr HOTS HBTS HBTS HOTS HOT 1293 0z994S 61984 SETI SL TDS 1LY4OddNSTAS ING 1NG ING ING 9LE8dY 40 NIYO JHL 13S OL SI SIHL HNOZT HNOET a a S ESUY 3HL 40 NIYO JHL 135 OL SI N3003H SIHL m 4071no7dus 1 d 2191 2290 ING ING hP_ qU des E gas peas ees ING KU E ING ING I NI ab ING mE v uS HNOZT HNOZT SEEN 9099 4098 2952007989 AMAS WAN If 1191 6291 T2895 visu 3 Ar 99 o BETS PI easy 1 5 3 2091 Pag SIN3NOdWOO S3n n 1233302 32U d SH3O 0H 3901d 38 S278 3S3H1 op aNow ed 225 E p FLT EDL c E 5 anta Slo 238 1 8 37138 anou T anga a mag ECTS ues I 7NI dW c T S a ii o da 9093 8 G 2920928800 ez re n dtd amp N5 BONS get Dt d adi p Sq 3d0 TT AG Ll gg Ne Naar ANE ST N Tado ET Paga Pater gaga Lyodans7ns d zuao E rro eu 55 lawa ETS anos ING ING ING N Tudo ec susy TEIL 340021 a
10. R717 R721 R723 R803 R808 R810 R812 R815 R816 R906 R909 R917 RS201 RS202 RS203 RS204 RS205 RS206 RS207 RS208 RS209 33 8 R313 R314 R333 R334 R413 R414 R433 Resistor 36 O 1 10 W Panasonic ERJ 2GEJ360X R434 5 0402 SMD 34 8 R315 R316 R335 R336 R415 R416 R435 Resistor 33 O 1 10 W Panasonic ERJ 2GEJ330X R436 5 0402 SMD 35 9 R317 R318 R337 R338 R417 R418 R437 Resistor 49 9 Q 1 10 W Panasonic ERJ 2RKF49R9X R438 R720 5 0402 SMD 36 4 R501 R502 R521 R522 Resistor 40 2 Q 1 10 W Panasonic ERJ 2RKF40R2X 5 0402 SMD 37 7 R507 R527 R601 R602 R932 R933 R934 Resistor 1 1 kO 1 10 W Panasonic ERJ 2GEJ112X 5 0402 SMD 38 2 R715 R914 Resistor 100 O 1 ceramic Venkel CR0402 16W 1000FPT palladium term 0402 SMD 39 2 R718 R719 Resistor 2 kQ thick film 0402 Multicomp MC0402WGF2001TCE TC 196 25 V MCRMC SMD 40 2 R813 R814 Resistor 24 9 O 1 10 W Panasonic ERJ 2RKF24R9X 196 0402 SMD 41 5 R901 R902 R903 R904 R922 Resistor 1 00 kO 1 10 W 196 Panasonic ERJ 2RKF1001X 0402 SMD 42 1 R905 Resistor 57 6 O 1 10 W 1 Panasonic ERJ 2RKF57R6X 0402 SMD 43 1 R907 Resistor 5 11 kO 1 10 W Panasonic ERJ 2RKF5111X 1 0402 SMD 44 1 R908 Resistor 4 12 1 10 W Panasonic ERJ 2RKF4121X 1 0402 SMD 5 R910 R912 R913 R915 R916 Resistor 200 O 1 10 W Panasonic ERJ 2RKF2000X 1 0402 SMD 46 3 R931 R942 R943 Resistor 100 kO 1 10 W Panasonic ERJ 2GEJ104X 5 0402 SM
11. THD SHR F so FF SNRFS Full Scale Advanced Calculations FF Enable ADEES7 NSA gt Recon for NSA n the FFT wasa ADRAS NSR Seringe Mose pea Tuning wert pg TAFA 2 a OK Cancel 5 Figure 17 VisualAnalog FFT Analysis Settings Rev 0 Page 9 of 32 8 The result should show an FFT plot that looks similar to Troubleshooting Tips Figure 18 If the FFT plot appears abnormal do the following e Ifyou see a normal noise floor when you disconnect the signal generator from the analog input be sure you are not overdriving the ADC Reduce the input level if necessary e Inthe VisualAnalog window click the Settings button in the Input Formatter block Check that Number Format is set to the correct encoding offset binary by default Repeat for the other channel If the FFT appears normal but the performance is poor check the following e Make sure an appropriate filter is used on the analog input e Make sure the signal generators for the clock and the analog input are clean low phase noise e Change the analog input frequency slightly if noncoherent sampling is being used 09572 018 Figure 18 Graph AD6657 Average FFT Window of VisualAnalog NSR Enabled id d 2 e Make sure the SPI configuration file matches the product 9 The amplitude shows approximately 0 6 dB lower than being evaluated when the NSR is disabled The NSR circuitry int
12. 0402 SMD 46 3 R931 R942 R943 Resistor 100 kO 1 10 W Panasonic ERJ 2GEJ104X 5 0402 SMD 47 4 R936 R937 R938 R939 Resistor 0 0 O 1 20 W Panasonic ERJ 1GEOROOC 596 0201 SMD 48 13 T302 T303 T305 T306 T402 T403 T405 TA06 Transformer RF 1 1 M A COM ETC1 1 13 T501 T521 T702 T802 T901 4 5 MHz to 3000 MHz SMD 49 2 T601 T602 Transformer RF 3 1 Mini Circuits TC3 1T 1 MHz to 50 MHz SMD 50 5 TP901 TP902 TP903 TP904 TP905 Connector PCB Components Corp TP 104 01 09 testpoint white Rev 0 Page 29 of 32 Item Qty Reference Designator Description Manufacturer Part No 51 1 U101 IC ADI AD6657 Analog Devices AD6657_PRELIM 52 1 U201 IC ADI low dropout CMOS linreg Analog Devices ADP1708ARDZ R7 53 2 U202 U203 IC ADI low dropout CMOS lin reg Analog Devices ADP1706ARDZ 3 3 R7 54 2 U204 U205 IC ADI low dropout CMOS lin reg Analog Devices ADP1706ARDZ 1 8 R7 55 2 U501 U502 IC 2 6 GHz ultralow distortion Analog Devices ADL5562_PRELIM diff IF RF amp 56 1 U601 IC ADI ultralow distortion Analog Devices AD8376ACPZ IF dual VGA 57 1 U901 IC ADI 12 output CLK gen Analog Devices AD9517 4BCPZ with int 1 6 GHz VCO 58 2 U902 U933 IC TinyLogic buffer DL UHS FAIRCHILD NC7WZ16P6X N INV SC706 59 1 U931 IC TinyLogic buffer DL UHS O Fairchild NC7WZ07P6X Drain SC706 60 C506 C507 C508 C526 C527 C528 C701 Ceramic capacitor 0 1 UF Panasonic ECJ OEX1C104K C703 C705 C706 C802 C803 C911 C912 C931 16
13. 40 50 60 70 80 90 09572 019 Rev 0 Page 10 of 32 EVALUATION BOARD SCHEMATICS AND ARTWORK 020 22960 2212 a os Ant ANT INT Img Un SA Ant n ANT AILES 6T10 BITS T TTD S115 S115 ETTO ZITO TITO BTTO 6ata D tong e are ant ant ant ant ant ant eeta Teta 8015 2012 961 seta valo caro TOTO o fune bi SNIGNGd3U LNOAYT AYUN AGW IANO LNOAY TONG NDU A WI 12did 7259906 ata HU GND L 2 AGND23 4 AGNoas AGNDZS na AGNIGB ACNDAS AGNDLI AGNDL2 AGNDL3 nupnar nupng2 Aunna3 Aunng4 Avnnas avonas avona AvDnga avnnag AVDDLa AGNDLA VIN_NEG_A ucun AGNOLS AVDDLL upni2 KP_ICELL KP_UDDIO AvDD13 AUDDL4 AGNDLE ucun UIN NEG D anos lt z b 2 rane dou EI oras ET YNIA TTC 212 x lo eeaadesia edades j 93w ed gt q cp as 9 G2 53M 8 tom DNAS nmaa a2 ss Ps oras S ma 198 los 1nd 955 na 220N98 Eon T NI EWON EONS stan veqNog Tio ESOS NIN IE SN NIN ET E I H NI HU 93N 0 NZa ay
14. ET I TOLI PS 2 BT N rIno NOD E262 Usa vO6H casa TI ba tino ZJ0db 21S60Y gt of St M Una i apa CVE TOer 2 TT 4 ano 238 17 DO TONO EGE pino 4 n o o NO 2156 2168 ev 8 O62 IN TUNANG snos Klang angus 6 PS rag z 3 6 OUT Sst AE EZEM sino a 3 y qi 2334 N NI 339 TF NI NIO T43 N14 a Er 13S8ud9 gt A NOH sae 2574 TNIOXUS NIS Noy 2 1368 g He ATT OS don sn DNS OQ T 2 1 a a Bio XSdSTZM2LON gori ayy Es Bi Tasa Iz andy andy MET F UNO sesar DT good Ts DOTYNY NEdE DOTYNY NE dE anos YL MISOEBIXT INS E BEI easel NG NG gaz a TE a atea Sj Te T 6068 on AYLINOYIO NAO S i Wo Dad TOBY 200 Ic a zoen 3NT 0 S mos 9268 DOTYNY NEE DOTYNY NE dE S262 INg 206910 E Figure 28 Optional AD9517 Clock Input Circuit Rev 0 Page 19 of 32 8 2919207 INANI NMOSHU SI Og L 3LON N 8 HsI 2 een ase gr ae NI mz Eso usn F TES 70gvc odqu a53759d4 eT us INO ADS a 8 ET Een ogg 27 enl s s O 2 89 Znagrcaodo ADS U5d4 er 95 ING ZN ave sdu ula a ING COZ 020 662 u NSG ag oas ecen a g ayzeen 4nr a 8 Y NI TEGO ING ous ESN 5 2 89 znearezoay 005 6594 B T INC IOS 3 ten s e NI 1 105 Hsn A ES znugrgLSdg
15. Hamis Input Formatier m m 09572 007 Figure 7 VisualAnalog Canvas AD6657 FFT Main Window gt 10373 USA Easy DCS 1 408657 TUB GRON RO AG I AOST NINA OM RO ca Setting Up the SPI Controller Software After the ADC data capture board setup is complete set up the rocas pacco SPIController software using the following procedure 1 Open the SPI controller software by going to the Start menu or by double clicking the SPIController software desktop icon If prompted for a configuration file select the appropriate one If not check the title bar of the window to determine which configuration is loaded If necessary choose Cfg Open from the File menu and select the appropriate file based on your part type Note that the CHIP ID 1 field should be filled to indicate whether the correct SPI pan controller configuration file is loaded see Figure 8 Rev 0 Page 7 of 32 09572 008 2 Click the New DUT button in the SPIController window 4 Note that other settings can be changed on the ADCBase 0 see Figure 9 page see Figure 10 and the ADC A and ADC B pages see Figure 11 to set up the part in the desired mode ADC C and ADC D can also be changed if using the AD6657 The ADCBase 0 page settings affect the entire part whereas the D a
16. NG HNOZT HNOET 3 va S cede 1no d4g VAN LAN Sa ST 9 800 9097 Pag 9799 afg gg egqu Taye jTa sueeay NI dLi pag ING na 209 ING aana pics Jdi g ape Gr ug 2190 2194 WG pe oueeay 8192 Eo E z gu ze gqu curr zu e qu ING ING ING TE 92 809 HNOZT HNOZT a OTe geu egqu 1 4 vana JE ues sem uoongoon AWN u on JCC ien r p A ONS ONDE SIN3NOdHOOD 2 SINN 1238302 3201d SH30310H 309 348 SI 3S3H1 L 3nT 70 mr 30 9 Lanta T seso Taya YaNa f Sin T38 139 LLa aes T190 m E e c Te Ez A e 1godans ns aN9u 2 a 038 anos anu L Saree TT 099 1 6092 1YOddANS ns 10d ISTAS CINE IAN p Male Figure 25 Optional Active Input Circuits Channel C and Channel D Rev 0 Page 16 of 32 a an az 4T 85 7mgve ode anoa INI 920 22560 znaavecody ING TWLIDIOTNEdE 300W ano4 UN9Y ING A 6 69 lt 9124 4935 a cour INAS ante 5020 Ina ING 8 HIHI ING OId c sea T 91907 T INANI NINI9 NMYYO SI TOHWAS SIHL TBLISIO NENE Zntare2ody 1 OU ION SSe O II 12015 3NISSUA YAWOLSND OL NIO TI 3nISSUd IINOLSNO Ol 3907 470 ING
17. Now INC TESH AWIN zerar KON ING Ina 6 aT FN ad Ses zeso A sas 3ds T INO Q znnt anos ET I 1213 MN 2229 6659 gas TI NG ININE GcGH E NITO T ma Q Gr 4 tara BESH ING lt dIn T 2 at 235 ING ING Y gest gt n bees 487NI dWU HNOZT HNOZT ang DAN Ney r9 O s DAS AMAS KO Tesi cesT TEST ses3 4 TES SINGNOdWO2O 3 SIN 123802 3991 SC 10H 3901 SDT 3S3HL INOUE Jner Anr o Seso vas YO TYNY NEdE d TINNGHO HIbd INILIY VITA wae Y A ONY ING ING Sum SETTING NEE HNOET HNOET d 2 ar AMAS UNAS Jnr o Peu a east pasa 057 ina 2 090 E259 9 0 02 juht CRIT 23557109 ded OND ING m 007 20bvBYar 2 e ING UNDY 8 wn Lo Hoon TENA 2 Jo ING Na asar 6 UN dd A ds Ads a moy ET T 1213 69052 BOS2 nd Non TNIA c 5 Y NI dht NGO T ING ar AAA o 23s Itd ING oran am gasa oon ping E 1 HN 2T HNOET seen NOT AAO AAJ V V O tacit s gasa tas 9250 East Tos SINSNOdWOD 3 SANWA 1238802 390d SH3TI1O0H 3001d Sey SOW 3S3H1 Ses T paso SO TENE AGE Figure 24 Optional Active Input Circuits Channel A and Channel B Rev 0 Page 15 of 32 G20 Z2560 Nod 0 9 80 507 51 CI va gzeeay GE LE i Eg79LE809 r ps za guceay 9
18. R303 R307 R323 R328 R403 R407 R423 Resistor 0 O 1 10 W 5 Panasonic ERJ 2GEOROOX R428 R504 R505 R524 R525 R609 R613 0402 SMD R704 R705 R717 R721 R723 R803 R808 R810 R812 R815 R816 R906 R909 R917 RS201 RS205 33 8 R313 R314 R333 R334 R413 R414 R433 Resistor 36 O 1 10 W Panasonic ERJ 2GEJ360X R434 5 0402 SMD 34 8 R315 R316 R335 R336 R415 R416 R435 Resistor 33 O 1 10 W Panasonic ERJ 2GEJ330X R436 5 0402 SMD 35 9 R317 R318 R337 R338 R417 R418 R437 Resistor 49 9 O 1 10 W Panasonic ERJ 2RKF40R2X R438 R720 1 0402 SMD 36 4 R501 R502 R521 R522 Resistor 40 2 O 1 10W Panasonic ERJ 2GEJ112X 1 0402 SMD 37 7 R507 R527 R601 R602 R932 R933 R934 Resistor 1 1 kO 1 10 W Venkel CR0402 16W 1000FPT 596 0402 SMD 38 2 R715 R914 Resistor 100 O 1 ceramic Multicomp CR10B202JT palladium term 0402 SMD 39 2 R718 R719 Resistor 2 kO thick film 0402 Panasonic ERJ 2RKF49R9x 1 25 V MCRMC SMD 40 2 R813 R814 Resistor 24 9 O 1 10W Panasonic ERJ 2RKF24R9X 196 0402 SMD 41 5 R901 R902 R903 R904 R922 Resistor 1 00 kO 1 10 W Panasonic ERJ 2RKF1001X 1 0402 SMD 42 1 R905 Resistor 57 6 O 1 10 W Panasonic ERJ 2RKF57R6X 1 0402 SMD 43 1 R907 Resistor 5 11 kO 1 10 W 1 Panasonic ERJ 2RKF5111X 0402 SMD 44 1 R908 Resistor 4 12 1 10 W Panasonic ERJ 2RKF4121X 1 0402 SMD 5 R910 R912 R913 R915 R916 Resistor 200 Q 1 10 W Panasonic ERJ 2RKF2000X 1
19. R607 R610 R611 R614 R615 R703 R706 R725 R726 R727 R728 R802 R804 R806 R807 R809 R811 R817 R818 R911 R920 R921 R925 R926 R927 75 R510 R511 R530 R531 Resistor 1 00 kO 1 10 W Panasonic ERJ 2RKF1001X 1 0402 SMD 76 R605 R608 Resistor 130 O 1 10 W Panasonic ERJ 2RKF1300X 1 0402 SMD 77 R612 R616 Resistor 300 O 1 10 W Panasonic ERJ 2GEJ301X 5 0402 SMD 78 R709 R710 R923 R924 Resistor 24 9 1 10 W Panasonic ERJ 2RKF24R9X 1 0402 SMD 79 R724 R935 Resistor 10 0 kO 1 10 W Panasonic ERJ 2RKF1002X 1 0402 SMD 80 R918 Resistor 200 O 1 10 W Panasonic ERJ 2RKF2000X 1 0402 SMD Rev 0 Page 27 of 32 Item Qty Reference Designator Description Manufacturer Part No 81 R919 Res film SMD 0402 Venkel CR0402 16W 1000FPT 82 T301 T304 T401 T404 T701 T801 XFMR RF Mini Circuits ADT1 1WT 83 TP907 Connector PCB Components Corp TP 104 01 09 testpoint white 84 U701 U932 IC ADI CMOS quad Analog Devices ADG734BRUZ SPDT switches Do not install Table 2 AD6657 Board BOM Item Qty Reference Designator Description Manufacturer Part No 1 1 Not applicable PCBZ 2 16 C101 C102 C103 C104 C105 C106 C109 Ceramic capacitor 0 1 UF Panasonic ECJ ZEBOJ104M C110 C111 C112 C113 C114 C115 C116 6 3 V X5R 0201 C119 C120 3 6 C107 C108 C117 C118 C121 C122 Ceramic capacitor 1 0 UF Murata GRM155R60J105KE19D 6 3 V 1096 X5R 0402 4 8 C
20. T Eva Tera i seva o N 07 nodig k q E 0 NICE MANI De J DH NOY D OL H3lN3O SMIN 075 38 TINOHS S BNS LNOAHBTI a 0 2 1 N TR NOH INIA 6 6r ANDY g8rru Se subd 3tigHS No anta INI Q 6 6 m x 4 dera boba s r Je Ja O NIA Tru 11 ES oie ING i ET T TOL3 gare seve not ira as m 5107 HLMT T1CY z zorr IN INI o HNz8e ANT Q 2 ING S m D S Tard 5456 T Ri y Tab m NOY UNDY irn if ING Ae ANDY cc ANg a 6 65 save Tare ls r Je Je Stra Babs a a 6 br OT god IHS eave Zora ae T Trt 6Tta m Q NN v 42 1no ads L A Es O NI dWY 2 o 4 E PALA D Figure 23 Passive Analog Input Circuits Channel C and Channel D Rev 0 Page 14 of 32 720 1960 9 1 0 9 anon 47 nodig a N7Gd 971N07 ahy 07 NOTA _ 7 JNINIZHOO Die A DOTYNY NE GE Noy UNDY INT ING INT ANDY HN ZT HN ZT SU e 2 av MAS w it ant a naaa EE bes 2es7 ING 2252 Eeso Finns oH T E9dd SNA 3 Naa T dtd UNO ANT 0
21. US 2928 NI NID ATO Figure 27 Optional Clock Input Circuit Rev 0 Page 18 of 32 2 8 A 3 ANDY 18 8 ANT 4 Pa A A Nov E262 M santa Anta m Lp WT S E 2160 NS Anta dnt a e OUT ESUANE nsa Te6I 9160 ING 550 alo UTS ant Q To zeo S169 1 N Tir 153a ING Es ING e er 2262 S a ula uie anew A s 0 S 0 gaz S G 6162 vI62 E em STE sreu a a NOW E a amp jw 7 ANT Anta ING d 7 ING ING S Je Ja GNU a Bar a T ING 8160 ET62 Taba 58 516 SE 1 268 tose do DOTYNY NE dE G 3 m 1 11 TIPO 330 caer 9062 931 113 39 1HM andy avd a Ubd r ous N SI oras PT pie egso Hsn amp 21007N 21n0 os SE 295 B amp LNO LLAO ET Ds NGA T ESLMOTNTSLMO 2263 A 891N0 9LNO NOU ESINO N SINO 99 ONY nede G 1 82 vQT MSl vsino sino 8 MOMO EHLMOTNTHLMO NTL3S38 TT 2 BPINO PINO NONAS T 9 az N T1no 3103d A ELI S ETSN Tino 1034 aeg cue At Q ING T unos v 2 N ELno 5 be ANY E 2a a 2 cano
22. and Pin 2 to connect the PDWN pin to AVDD NSR To enable the noise shaping requantizer NSR feature add a shorting jumper across P701 at Pin 1 and Pin 2 to connect the NSR ON pin to GND The NSR feature can also be enabled via the SPI interface by writing to Register 0x3C Writing to Bit 4 allows the user to ignore the MODE pin and enable the NSR via SPI control 8 2pF 09572 003 Y Figure 3 Default Analog Input Configuration of the AD6642 AD6657 Rev 0 Page 5 of 32 EVALUATION BOARD SOFTWARE QUICK START PROCEDURES This section provides quick start procedures for using the AD6642 AD6657 evaluation board Both the default and optional settings are described CONFIGURING THE BOARD Before using the software for testing configure the evaluation board as follows 1 Connect the evaluation board to the data capture board as shown in Figure 1 and Figure 2 Connect one 6 V 2 5 A switching power supply such as the CUI EPS060250UH PHP SZ supplied to the AD6642 AD6657 board Connect one 6 V 2 5 A switching power supply such as the CUI EPS060250UH PHP SZ supplied to the HSC ADC EVALCZ board Connect the HSC ADC EVALCZ board J6 to the PC with a USB cable On the ADC evaluation board confirm that there are no jumpers installed on any of the header pins Connect a low jitter sample clock to the connector J702 When using the AD6642 version of the ADC evaluation board use a clean signal generator with low p
23. down mode and can be enabled by adding a jumper on P602 Channel C or P601 Channel D 2V p p Clock Circuitry The default clock input circuit that is populated on the AD6642 AD6657 evaluation board uses a simple transformer coupled circuit using a high bandwidth 1 1 impedance ratio transformer T701 that adds a very low amount of jitter to the clock path The clock input is 50 O terminated and ac coupled to handle single ended sine wave types of inputs The transformer converts the single ended input to a differential signal that is clipped by CR701 before entering the ADC clock inputs The board is set by default to use an external clock generator An external clock source capable of driving a 50 Q terminated input should be connected to J702 A differential LVPECL clock driver output can also be used to clock the ADC input using the AD9517 U901 To place the AD9517 into the clock path populate R727 and R728 with 0 resistors and remove R713 and R714 to disconnect the default clock path inputs In addition populate R817 and R816 with 0 O resistors and remove R815 and R818 to disconnect the default clock path outputs and insert the AD9517 LVPECL Output 1 The AD9517 must be configured through the SPI controller software to set up the PLL and other operation modes Consult the AD9517 data sheet for more information about these and other options PDWN To enable the power down feature add a shorting jumper across P702 at Pin 1
24. 10 Inductor bead core 39 O Panasonic EXC ML20A390U E211 E212 4 A 0805 SMD 17 1 F201 Fuse polyswitch 1 10 A Tyco Electronics NANOSMDC1 10F 2 reset fuse SMD 18 1 FL201 Filter EMI 50 MO 15 A Murata BNX016 01 0 1 MHz to 1 GHz 19 10 J301 J303 J401 J403 J702 J703 J801 J902 Connector PCB SMA ST Samtec SMA J P X ST EM1 J903 P901 edge mount 20 2 J601 J602 Connector PCB hdr st 10 p Samtec TSW 105 08 G D 21 1 J901 Connector PCB header Samtec TSW 104 08 T D 8 pin double row 22 4 L601 L602 L607 L608 Inductor 1 HH L7144SM Coilcraft 0603LS 102XGLB Rev 0 Page 28 of 32 Item Qty Reference Designator Description Manufacturer Part No 23 1 P201 Connector PCB dc power CUI STACK PJ 202A jack SM 24 1 P202 Connector PCB header 6 pos Wieland Z5 531 3625 0 25 1 P203 Connector PCB header 4 pos Wieland Z5 531 3425 0 26 6 P501 P502 P601 P602 P701 P702 Connector PCB header 2 pos Samtec TSW 102 08 G S 27 3 P951 P952 P953 Connector PCB 60 pin Tyco Electronics 6469169 1 RA connector 28 1 R201 Resistor 261 O 1 10 W 50 V NIC Comp Corp NRC06F2610TRF 0603 thick film SMD 29 14 R202 R617 R618 R619 R620 R621 R622 Resistor 10 0 kO 1 10 W Panasonic ERJ 2RKF1002X R623 R624 R625 R626 R930 R940 R941 1 0402 SMD 30 1 R203 Resistor 1 91 KQ 1 10 W Panasonic ERJ 2RKF1911X 1 0402 SMD 31 4 R302 R322 R402 R422 Resistor 0 O 1 10 W 5 Panasonic ERJ 3GEYOR00V 0603 SMD 32 30
25. 201 C217 C219 C221 C223 C225 C505 Capacitor tantalum 10 uF AVX TAJA106K010RNJ C525 10 V 1096 SMD 5 10 C202 C203 C204 C206 C207 C209 C210 Ceramic capacitor 4 7 UF Panasonic ECJ 1VB0J475M C212 C213 C215 6 3 V X5R 0603 6 4 C205 C208 C211 C214 Ceramic capacitor 0 01 uF TDK C1005X8R1E103K 25 V X8R 1096 0402 7 68 C216 C218 C220 C222 C224 C301 C305 Ceramic capacitor 0 1 uF Panasonic ECJ OEX1C104K C401 C405 C501 C502 C503 C504 C521 16 V X7R 0402 C522 C523 C524 C601 C602 C603 C604 C605 C606 C607 C608 C609 C611 C613 C614 C619 C620 C702 C704 C707 C801 C804 C901 C902 C903 C904 C905 C906 C907 C913 C914 C915 C916 C917 C918 C919 C920 C921 C922 C923 C930 C932 R309 R310 R329 R330 R409 R410 R429 R430 R713 R714 R819 R820 8 12 C302 C303 C304 C306 C307 C308 C402 Ceramic capacitor 8 2 pF Yageo 0402CG829D9B200 C403 C404 C406 C407 C408 50 V NPO 0402 9 2 C610 C612 Ceramic capacitor 10 UF Panasonic ECJ 2FB0J106M 6 3 V X5R 0805 10 1 CR201 Diode fast rec 50 V 1 A SMB Diode Inc S1AB 13 11 1 CR202 Schottky diode 3 amp rectifier MCC SK33A TP 12 1 CR203 LED green surface mount Panasonic LNJ314G8TRA 13 3 CR204 CR205 CR206 Diode recovery rectifier Micro Commercial Components Corp S2A TP 14 2 CR701 D801 Schottky diode dual series Avago HSMS 2812BLK 15 1 CR901 LED red surface mount Lumex SML LXTO805IW TR 16 10 E201 E202 E204 E205 E207 E208 E209 E2
26. 6 R508 R509 R512 R523 R526 R528 R529 R532 R603 R604 R606 R607 R610 R611 R614 R615 R703 R706 R725 R726 R727 R728 R802 R804 R806 R807 R809 R811 R817 R818 R911 R920 R921 R925 R926 R927 RS202 RS203 RS204 RS206 RS207 RS208 RS209 75 R510 R511 R530 R531 Resistor 1 00 kO 1 10 W Panasonic ERJ 2RKF1001X 1 0402 SMD 76 R605 R608 Resistor 130 O 1 10 W 1 Panasonic ERJ 2RKF1300X 0402 SMD 77 R612 R616 Resistor 300 O 1 10 W 5 Panasonic ERJ 2GEJ301X 0402 SMD 78 R709 R710 R923 R924 Resistor 24 9 Q 1 10 W 1 Panasonic ERJ 2RKF24R9X 0402 SMD Rev 0 Page 30 of 32 Item Qty Reference Designator Description Manufacturer Part No 79 R724 R935 Resistor 10 0 kO 1 10 W Panasonic ERJ 2RKF1002X 1 0402 SMD 80 R918 Resistor 200 O 1 10 W Panasonic ERJ 2RKF2000X 1 0402 SMD 81 R919 Resistor film SMD 0402 Venkel CR0402 16W 1000FPT 82 T301 T304 T401 T404 T701 T801 XFMR RF Mini Circuits ADT1 1WT 83 TP907 Connector PCB Components Corp TP 104 01 09 testpoint white 84 U701 U932 IC ADI CMOS quad Analog Devices ADG734BRUZ SPDT switches Do not install Rev 0 Page 31 of 32 NOTES A ESD Caution ESD electrostatic discharge sensitive device Charged devices and circuit boards can discharge without detection Although this product features patented or proprietary protection Atas circuitry damage may occur on devices s
27. ANALOQ DEVICES Evaluation Board User Guide UG 232 One Technology Way P O Box 9106 Norwood MA 02062 9106 U S A Tel 781 329 4700 Fax 781 461 3113 www analog com Evaluating the AD6642 AD6657 Analog to Digital Converters FEATURES Full featured evaluation board for the AD6642 AD6657 SPI interface for setup and control External on board oscillator or AD9517 clocking options Balun transformer or amplifier input drive options LDO regulator power supply VisualAnalog and SPI controller software interfaces EQUIPMENT NEEDED Analog signal source and antialiasing filter Sample clock source if not using the on board oscillator 2 switching power supplies 6 0 V 2 5 A CUI Inc EPS060250UH PHP SZ provided PC running Windows 98 2nd ed Windows 2000 Windows ME or Windows XP USB 2 0 port recommended USB 1 1 compatible AD6642 or AD6657 evaluation board HSC ADC EVALCZ FPGA based data capture kit SOFTWARE NEEDED VisualAnalog SPI controller DOCUMENTS NEEDED AD6642 or AD6657 data sheet HSC ADC EVALCZ data sheet AN 905 Application Note VisualAnalog Converter Evaluation Tool Version 1 0 User Manual AN 878 Application Note High Speed ADC SPI Control Software AN 877 Application Note Interfacing to High Speed ADCs via SPI AN 835 Application Note Understanding ADC Testing and Evaluation GENERAL DESCRIPTION This document describes the AD6642 and AD6657 evaluation board which provides a
28. C209 C210 Ceramic capacitor 4 7 uF Panasonic ECJ 1VB0J475M C212 C213 C215 6 3 V X5R 0603 6 4 C205 C208 C211 C214 Ceramic capacitor 25 V TDK C1005X8R1E103K 0 01 pF X8R 1096 0402 7 68 C216 C218 C220 C222 C224 C301 C305 Ceramic capacitor 16 V Panasonic ECJ OEX1C104K C401 C405 C501 C502 C503 C504 C521 0 1 pF X7R 0402 C522 C523 C524 C601 C602 C603 C604 C605 C606 C607 C608 C609 C611 C613 C614 C619 C620 C702 C704 C707 C801 C804 C901 C902 C903 C904 C905 C906 C907 C913 C914 C915 C916 C917 C918 C919 C920 C921 C922 C923 C930 C932 R309 R310 R329 R330 R409 R410 R429 R430 R713 R714 R819 R820 8 12 C302 C303 C304 C306 C307 C308 C402 Ceramic capacitor 50 V Yageo 0402CG829D9B200 C403 C404 C406 C407 C408 8 2 pF NPO 0402 9 2 C610 C612 Ceramic capacitor 6 3 V Panasonic ECJ 2FB0J106M 10 uF X5R 0805 10 1 CR201 Diode fast rec 50 V 1 A SMB Diode Inc RS1AB 13 F 11 1 CR202 Schottky diode 3 amp rectifier MCC SK33A TP 12 1 CR203 Green LED surface mount Panasonic LNJ314G8TRA 13 3 CR204 CR205 CR206 Diode recovery rectifier Micro Commercial Components Corp S2A TP 14 2 CR701 D801 Schottky diode dual series Avago HSMS 2812BLK 15 1 CR901 Red LED surface mount Lumex SML LXTO805IW TR 16 10 E201 E202 E204 E205 E207 E208 E209 E210 Inductor bead core 39 O Panasonic EXC ML20A390U E211 E212 4 A 0805 SMD 17 1 F201 Fuse polyswitch 1 10 A Tyco Electronics
29. D 47 4 R936 R937 R938 R939 Resistor 0 0 O 1 20 W Panasonic ERJ 1GEOROOC 596 0201 SMD 48 13 T302 T303 T305 T306 T402 T403 T405 T406 Transformer RF 1 1 M A COM MABA 007159 000000 T501 T521 T702 T802 T901 4 5 MHz to 3000 MHz SMD OLD ETC1 1 13 49 2 T601 T602 Transformer RF 3 1 Mini Circuits TC3 1T 1 MHz to 50 MHz SMD 50 5 TP901 TP902 TP903 TP904 TP905 Connector PCB Components Corp TP 104 01 09 testpoint white 51 1 U101 IC ADI AD6642 Analog Devices AD6642BBCZ 52 1 U201 IC ADI low dropout CMOS linreg Analog Devices ADP1708ARDZ R7 53 2 U202 U203 IC ADI low dropout CMOS lin reg Analog Devices ADP1706ARDZ 3 3 R7 54 2 U204 U205 IC ADI low dropout CMOS lin reg Analog Devices ADP1706ARDZ 1 8 R7 Rev 0 Page 26 of 32 Item Qty Reference Designator Description Manufacturer Part No 55 2 U501 U502 IC 2 6 GHz ultralow distortion Analog Devices ADL5562ACPZ diff IF RF amp 56 1 U601 IC ADI ultralow distortion Analog Devices AD8376ACPZ IF dual VGA 57 1 U901 IC ADI 12 output CLK gen Analog Devices AD9517 4BCPZ with int 1 6 GHz VCO 58 2 U902 U933 IC tiny logic buffer DL UHS Fairchild NC7WZ16P6X N INV SC706 59 1 U931 IC TinyLogic buffer DL UHS O Fairchild NC7WZ07P6X DRAIN SC706 60 C506 C507 C508 C526 C527 C528 C701 Ceramic capacitor 0 1 UF Panasonic ECJ OEX1C104K C703 C705 C706 C802 C803 C911 C912 16V X7R 0402 C931 61 C509 C510 C529 C530 Ceramic capacitor 5 0 pF Panasonic
30. ECU E1H050CCQ 50 V 0402 SMD 62 C615 C616 C621 C622 Ceramic capacitor 1200 pF Panasonic ECJ 0EB1H122K 50 V X7R 0402 63 C617 C623 Ceramic capacitor Samsung CLO5C2R7CBNC 641 C618 C624 Ceramic capacitor 22 pF Phycomp Yageo 0402CG220J9B200 50 V NPO 0402 65 C908 C910 Ceramic capacitor 50 V Panasonic ECJ 0EB1H152K 1500 pF X7R 0402 66 C909 Ceramic capacitor 0 033 UF Panasonic 0402YD333KAT2A 10 16V X5R 0402 67 E203 E206 Inductor ferrite bead core Panasonic EXC ML20A390U 390 4 A 0805 SMD 68 J302 J304 J401 J402 J403 J404 J701 J802 Connector PCB SMA ST Samtec SMA J P X ST EM1 edge mount 69 J904 Connector PCB coax SMA ST Johnson 142 0701 201 70 L301 L302 L401 L402 L505 L506 L535 L536 Inductor 82 nH 0603 SMD Murata LQW1608A82NG 71 L501 L502 L503 L504 L531 L532 L533 L534 Inductor 120 nH 5 fixed Panasonic ELJ RER12JF3 L603 L604 L605 L606 L609 L610 L611 L612 0603 SMD 72 R301 R304 R321 R324 R401 R404 R421 Resistor 49 9 O 1 10 W 1 Panasonic ERJ 2RKF49R9X R424 R701 R702 R716 R801 R805 0402 SMD 73 R305 R325 R405 R425 Resistor 0 O 1 10 W 5 Panasonic ERJ 3GEYOR00V 0603 SMD 74 R306 R308 R311 R312 R319 R320 R326 Resistor O O 1 10 W 5 Panasonic ERJ 2GEOROOX R327 R331 R332 R339 R340 R406 R408 0402 SMD R411 R412 R419 R420 R426 R427 R431 R432 R439 R440 R503 R506 R508 R509 R512 R523 R526 R528 R529 R532 R603 R604 R606
31. EUNDER IS PROVIDED AS IS AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS ENDORSEMENTS GUARANTEES OR WARRANTIES EXPRESS OR IMPLIED RELATED TO THE EVALUATION BOARD INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTY OF MERCHANTABILITY TITLE FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL SPECIAL INDIRECT OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER S POSSESSION OR USE OF THE EVALUATION BOARD INCLUDING BUT NOT LIMITED TO LOST PROFITS DELAY COSTS LABOR COSTS OR LOSS OF GOODWILL ADI S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS 5100 00 EXPORT Customer agrees that it will not directly or indirectly export the Evaluation Board to another country and that it will comply with all applicable United States federal laws and regulations relating to exports GOVERNING LAW This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts excluding conflict of law rules Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County Massachusetts and Customer hereby submits to the personal jurisdiction and venue of such courts The United Nations Convention on Contracts for the International Sale o
32. ING ING o HNZ8 2 elxxxJ ur EL 5 b B kanda 7 p 159 dua a ANSY TOE E ING Se u u uro VA AAJ o O ing GNSS 0 T 5 5 E Ina ING a 6 br e e susy T EY S v JE Je INIA STEM 11 a a pep 6 6v a T Y SUYA IHS Ming TES TTEN ING STEN ING CD a aes TE g nodig L LJ ARTN b U7NI7dAd LA Y ae Di LEN TON Figure 22 Passive Analog Input Circuits Channel A and Channel B Rev 0 Page 13 of 32 2 3 ONY A y YIINID OL H3LlN3O 5 IW QHUS O INOHS S ONS L 00AU1 S a ino dag o EON ITS O NI dWY 6 6b INSU ONS s S Ud 3YUHS ING us N5U pe Ant Q a abba 6 or Slr Je Je I NIN Sere Ferg gera a s 3 ET T 1913 T Sert Seta very ONS m 1 pare E y 7 T o HN28 Q e u 8 0 ox anow D S zor 1 y INIA E 7 ONDE Sara i ING ge u u flor TAAA G E INJ NOY e ING EE seru Sor sere rar ave 6 bb Tet JE Jz T NIN MONG H a a seva 6 6t 02 sata ery cert ener
33. NANOSMDC1 10F 2 reset fuse SMD 18 1 FL201 Filter EMI 50 MO 15 A Murata BNX016 01 0 1 MHz to 1 GHz 19 8 J301 J303 J702 J703 J801 J902 J903 P901 Connector PCB SMA Samtec SMA J P X ST EM1 ST edge mount 20 2 J601 J602 Connector PCB HDR ST 10P Samtec TSW 105 08 G D 21 1 J901 Connector PCB header Samtec TSW 104 08 T D 8 pin double row 22 4 L601 L602 L607 L608 Inductor 1 HH L7144SM Coilcraft 0603LS 102XGLB 23 1 P201 Connector PCB dc power CUI STACK PJ 202A jack SM 24 1 P202 Connector PCB header 6 POS Wieland Z5 531 3625 0 25 1 P203 Connector PCB header 4 POS Wieland Z5 531 3425 0 26 6 P501 P502 P601 P602 P701 P702 Connector PCB header 2 POS Samtec TSW 102 08 G S 27 3 P951 P952 P953 Connector PCB 60 pin RA Tyco Electronics 6469169 1 connector Rev 0 Page 25 of 32 Item Qty Reference Designator Description Manufacturer Part No 28 1 R201 Resistor 261 O 1 10 W NIC Comp Corp NRC06F2610TRF 50 V 0603 thick film SMD 29 14 R202 R617 R618 R619 R620 R621 R622 Resistor 10 0 kO 1 10 W Panasonic ERJ 2RKF1002X R623 R624 R625 R626 R930 R940 R941 1 0402 SMD 30 1 R203 Resistor 1 91 kO 1 10 W Panasonic ERJ 2RKF1911X 1 0402 SMD 31 4 R302 R322 R402 R422 Resistor 0 Q 1 10 W 5 Panasonic ERJ 3GEYOR00V 0603 SMD 32 37 R303 R307 R323 R328 R403 R407 R423 Resistor 0 Q 1 10 W 5 Panasonic ERJ 2GEOROOX R428 R504 R505 R524 R525 R609 R613 0402 SMD R704 R705
34. NTO Q Pa S pa aure Ig T PTS ace ZHWOBT ST ho sst A 4 3 5 2170 anto t ING Ing Ing NI 0009 2 T s 10 NIje A saga 3SN3S d1 92S di ues vaecH CBESHS ZBESUS TAZSYS an 2 ka ka anov E kk 4 an Saet Saet 8 8 1 2094922 1d04 Ly S311 ANG ld anon A alelo slo ada lz NT 9 ES PATE 278 qud TONS 882 T3 1 ZNI 8 NITIBLIDIOTNEdE T 3 ino NI T N99 raza 5 3SN3S 38 2o sfaslo EVET N i 23 E Z0YU9DZT JAY jm 15 N ZHWOOT Q ScvE TES SZ acre 2 30 85 E ANDY SONNE dE NIDOTYNY NEdE 2 N 2123 av NITLSOJAMSTAS T e dug avale 21100 g Biogr HN Ted TND 5020 T T 5 m ss 8 5 o 1 ZNI CAN NI 9019Ny neat 3 1 y z T 1no NI THUS 0 zagat 2023 5 asse E di yes N3 T 1BOddnie os x T cun Paas Teg 25 E 704490 TdO4 ano NSS N E S Po CEN ed n A T THE s s 2 LR hala SS D a TS No G STE 5 p e e 3 ZHW T 5 qed TONS Lalan Noy 8 zino NI a 3 E v NI LOddNS NS pi aos anor o sage TES sz z T 7 NIje 8 8 os o 3 toza NE s lu Na GETS ze s T om c 05 ganya jh 4 E A Z21 202499041d04 NI7aanua 2 6223 TI padi NITO LIDIOSNEdE BE 28 Lo Efe UNOS UNO N PI cer TIES n zur ole a WLISId Nede A T N UWE o8 a AD ES D a sin pm fd 2 S
35. V X7R 0402 61 C509 C510 C529 C530 Ceramic capacitor 5 0 pF Panasonic ECU E1H050CCQ 50 V 0402 SMD 62 C615 C616 C621 C622 Ceramic capacitor 1200 pF Panasonic ECJ 0EB1H122K 50 V X7R 0402 63 C617 C623 Ceramic capacitor Samsung CLO5C2R7CBNC 64 C618 C624 Ceramic capacitor 22 pF Phycomp Yageo 0402CG220J9B200 50 V NP0 0402 65 C908 C910 Ceramic capacitor 1500 pF Panasonic ECJ 0EB1H152K 50 V X7R 0402 66 C909 Ceramic capacitor 0 033 uF Panasonic 0402YD333KAT2A 1096 16 V X5R 0402 67 E203 E206 Inductor ferrite bead core Panasonic EXC ML20A390U 39 O 4 A 0805 SMD 68 J302 J304 J402 J404 J701 J802 Connector PCB SMA ST Samtec SMA J P X ST EM1 edge mount 69 J904 Connector PCB coax SMA ST Johnson 142 0701 201 70 L301 L302 L401 L402 L505 L506 L535 L536 Inductor 82 nH 0603 SMD Murata LQW1608A82NG 71 L501 L502 L503 L504 L531 L532 L533 L534 Inductor 120 nH 5 Panasonic ELJ RER12JF3 L603 L604 L605 L606 L609 L610 L611 L612 fixed 0603 SMD 72 R301 R304 R321 R324 R401 R404 R421 Resistor 49 9 O 1 10 W Panasonic ERJ 2RKF49R9X R424 R701 R702 R716 R801 R805 1 0402 SMD 73 R305 R325 R405 R425 Resistor 0 Q 1 10 W 5 Panasonic ERJ 3GEYOR00V 0603 SMD 74 R306 R308 R311 R312 R319 R320 R326 Resistor 0 Q 1 10 W 5 Panasonic ERJ 2GEOROOX R327 R331 R332 R339 R340 R406 R408 0402 SMD R411 R412 R419 R420 R426 R427 R431 R432 R439 R440 R503 R50
36. ard using the SPI and alternate clock options a separate 3 3 V analog supply is needed in addition to the other supplies This 3 3 V supply or 3P3V_ANALOG should have a 1 A current capability This 3 3 V supply is also used to support optional input path amplifiers ADL5562 on Channel A and Channel B An additional supply 5V SUPPORT is used to bias the optional dual input path amplifier AD8376 on Channel C and Channel D If used these supplies should each have 1 A current capability INPUT SIGNALS When connecting the clock and analog source use clean signal generators with low phase noise such as the Rohde amp Schwarz SMA or HP 8644B signal generators or an equivalent Use a 1 m shielded RG 58 50 Q coaxial cable for connecting to the evaluation board Enter the desired frequency and amplitude see the Specifications section in the data sheet of the respective part When connecting the analog input source use of a multipole narrow band band pass filter with 50 Q terminations is recommended Analog Devices Inc uses TTE and K amp L Microwave Inc band pass filters The filters should be connected directly to the evaluation board If an external clock source is used it should also be supplied with a clean signal generator as previously specified Typically most Analog Devices evaluation boards can accept 2 8 V p p or 13 dBm sine wave input for the clock OUTPUT SIGNALS The default setup uses the Analog Devices high sp
37. ding techniques that should be applied at the system level when designing application boards using these converters POWER SUPPLIES This evaluation board comes with a wall mountable switching power supply that provides a 6 V 2 A maximum output Connect the supply to the rated 100 V ac to the 240 V ac wall outlet at 47 Hz to 63 Hz The output from the supply is provided through 2 1 mm inner diameter jack that connects to the printed circuit board PCB at P201 The 6 V supply is fused and conditioned on the PCB before connecting to the low dropout linear regulators default configuration that supply the proper bias to each of the various sections on the board The evaluation board can be powered in a nondefault condition using external bench power supplies To do this the E201 E202 E204 E205 and E207 ferrite beads can be removed to disconnect the outputs from the on board LDOs This enables the user to bias each section of the board individually Use P202 and P203 to connect a different supply for each section A 1 8 V supply is needed with a 1 A current capability for DUT_AVDD and DRVDD however it is recommended that separate supplies be used for both analog and digital domains An additional supply is also required to supply 1 8 V for digital support circuitry on the board DVDD This should also have a 1 A current capability and can be combined with DRVDD with little or no degradation in performance To operate the evaluation bo
38. eed converter evaluation platform HSC ADC EVALCZ for data capture The output signals from Channel A Channel B for the AD6642 and Channel A Channel B Channel C Channel D for the AD6657 are routed through P951 and P952 respectively to the FPGA on the data capture board Rev 0 Page 3 of 32 WALL OUTLET 100V TO 240V AC 47Hz TO 63Hz SWITCHING POWER SUPPLY SWITCHING POWER SUPPLY SIGNAL SYNTHESIZER p x SIGNAL EG SYNTHESIZER RUNNING ADC OR VISUAL ANALOG O ie H M iz USER SOFTWARE SIGNAL SYNTHESIZER SIGNAL SYNTHESIZER i 4 i OETIGNAL CLOCK SOURCE ANALOG FILTER ANALOG FILTER ni 4A lt IRE Figure 2 Evaluation Board Connection Rev 0 Page 4 of 32 09572 002 DEFAULT OPERATION AND JUMPER SELECTION SETTINGS This section explains the default and optional settings or modes allowed on the AD6642 AD6657 Rev B evaluation board Power Circuitry Connect the switching power supply that is supplied in the evaluation kit between a rated 100 V ac to 240 V ac wall outlet at 47 Hz to 63 Hz and P201 Analog Input The A and B channel inputs on the evaluation board are set up for a double balun coupled analog input with a 50 impedance This input network is optimized to support a wide frequency band See the AD6642 and AD6657 data sheets for additional information on the recommended networks for different input frequency ranges The nomina
39. f Goods shall not apply to this Agreement and is expressly disclaimed 2010 Analog Devices Inc All rights reserved Trademarks and ANALOG registered trademarks are the property of their respective owners UG09572 0 12 10 0 DEVI CES Rev 0 Page 32 of 32 www analog com
40. gure 7 Es File Edit View Canvas Tools Window Help 0 H e EXPAND DISPLAY cl 09572 006 Figure 6 VisualAnalog Canvas AD6657 FFT Window Toolbar Collapsed Display Rev 0 Page 6 of 32 Do crc un mna File Edit View Canvas Tools Window Help x lt W c err COLLAPSE DISPLAY Components x ADC Data Capture Input Formatter Data Router Window Routine FFT E amp Board Interfaces E E E oem m 3 ADC Data Capture FIFO4x Interface 5 DEBUG ONLY HG Debug Graphics Process Filter Process Ej Miscellaneous Comment Ej Models ADC Model ami Generic Model El t Processes 2f Aray Math Graph AD6657 FFT Wee Average H 823 Processor male ela gt pr E Shifter n ik Complex Waveform Merger 2 Ti Complex Waveform Splitter Data Router 44 DNL INL Analysis ula FFT ul FFT Analysis k Hilbert Transform LU Histogram 111 1 Histogram Analysis Y 3 Ivs Q 3 Input Formatter fA Inverse FFT 4 Inverse Sinc 3 Logic Analysis 29 Mixer 23 Output Formatter wee Peak Hold 38 Power Phase Resampler al Resolution Formatter 3 Scalar Math Stop d Subset 4111 Waveform Analysis Window Routine 25 X DC Cor 73 X QEC E Python Pu dj L Python Process E El um Results 23 Data Grid a Window Blackman Haris S Window Routine FFT Window Blackman
41. hase noise to provide an input signal to the desired A and or B channel s If using the AD6657 version of the ADC evaluation board use a clean signal generator with low phase noise to provide an input signal to the desired A B C and or D channel s Use a 1 m shielded RG 58 50 Q coaxial cable to connect the signal generator For best results use a narrow band band pass filter with 50 O terminations and an appropriate center frequency Analog Devices uses TTE Allen Avionics and K amp L band pass filters USING THE SOFTWARE FOR TESTING Setting Up the ADC Data Capture After configuring the board set up ADC data capture using the following steps 1 Open VisualAnalog on the connected PC The appropriate part type should be listed in the status bar of the VisualAnalog New Canvas window Select the template that corresponds to the type of testing to be performed see Figure 4 where the AD6657 is shown as an example r visir er Cove NE New Existing Recent Categories Templates EC ADC P Jm 1 LJ m Bb B j 20 Sne E Average FFT Two Tone Average a Dual Two Tone E C3 Quad AD6657 LJ ED 2 LJ A09219 P7 E amples Logic Isim Isim AD9228 S ADisimADC ADIsimADC AD9239 FFT Average FFT AD9253 g g g g gt DP gt O AD9287 AD9289 ADlsimADC ADlsimADC ADlsimADC ADlsimADC AD9639 Two Tone Average Samples Logic amp C Octal m CI MFE 5 O
42. l input drive level is 10 dBm to achieve 2 V p p full scale into 50 At higher input frequencies slightly higher input drive levels are required due to losses in the front end network Optionally Channel A and Channel B inputs on the board can be configured to use the ADL5562 ultralow distortion RF IF differential amplifier The ADL5562 components are included on the evaluation board at U501 and U502 However the path into and out of the ADL5562 can be configured in many different ways depending on the application therefore the parts in the input and output path are left unpopulated The user should see the ADL5562 data sheet for additional information on this part and for configuring the inputs and outputs The ADL5562 by default is held in power down mode but can be enabled by adding a jumper on P501 Channel A or P502 Channel B The ADL5562 on the Channel A and Channel B inputs can also be substituted with the ADA4937 or the ADA4938 to allow evaluation of these parts with the ADC The Channel C and Channel D inputs are set up with an optional input path through the AD8376 digitally variable gain amplifier DVGA Similar to Channel A and Channel B the amplifier is included on the board at U601 however the input output related components are not included The user should see the AD8376 data sheet for additional information on this part and for configuring the inputs and outputs The AD8376 channels are also normally held in power
43. ll of the support circuitry required to operate the AD6642 or AD6657 in their various modes and configurations The application software used to interface with the devices is also described The AD6642 and AD6657 data sheets provide additional information and should be consulted when using the evaluation board All documents and software tools are available at www analog com fifo For additional information or questions send an email to highspeed converters analog com TYPICAL MEASUREMENT SETUP 09572 001 Figure 1 AD6642 and AD6657 Evaluation Board and HSC ADC EVALCZ Data Capture Board Please see the last page for an important warning and disclaimers Rev 0 Page 1 of 32 TABLE OF CONTENTS Features AA AA UA E Equipment Needed teet Software Needed Documents Needed cei General Description see Typical Measurement Setup s Revision History sse Evaluation Board Power Supplies eee REVISION HISTORY 12 10 Revision 0 Initial Version MA 1 Input Signals ee RO 1 Signals 4 onini o pee ien ans m 1 Default Operation and Jumper Selection Settings 5 adidas 1 Evaluation Board Software Quick Start Procedures 6 edd 1 Configuring the Board 6 a vts 1 Using the Software for Testing
44. pen Cancel I N 8 8 Figure 4 VisualAnalog New Canvas Window After the template is selected a message appears asking if the default configuration can be used to program the FPGA see Figure 5 Click Yes and the window closes i VisualAnalog will now attempt to program the on board FPGA with a default file for the AD6657 B Please click Yes to program FPGA If you prefer to use the current FPGA configuration click No Before clicking Yes please make sure the HSC ADC EVALC is powered with the correct Supply and that the board is connected to the computer Also make sure the dipswitch U4 on the HSC ADC EVALC is set to the following configuration MO ON M1 OFF M2 OFF If the configuration is successful you will see the DONE light Do not show this message again 09572 005 Figure 5 VisualAnalog Default Configuration Message To change features to settings other than the default settings click the Expand Display button located on the bottom right corner of the window shown in Figure 6 to see what is shown in Figure 7 Detailed instructions for changing the features and capture settings can be found in the AN 905 Application Note VisualAnalog Converter Evaluation Tool Version 1 0 User Manual After the changes are made to the capture settings click Collapse Display see Fi
45. r Hest gt VisualAnalog Canvas AD6657 au AM File Edit View Canvas Tools Window Help 09572 012 16 E 10 7 2010 125856 PM Figure 12 Run Button Encircled in Red in VisualAnalog Canvas AD6657 FFT Toolbar Collapsed Display 09572 010 Figure 10 SPIController CLK DIV B Box Rev 0 Page 8 of 32 Adjusting the Amplitude of the Input Signal The next step is to adjust the amplitude of the input signal for each channel as follows L Ee Adjust the amplitude of the input signal so that the fundamental is at the desired level Examine the Fund Power reading in the left panel of the Graph AD6657 Average FFT window see Figure 13 o ang Mmm amem 09572 013 Figure 13 Graph AD6657 Average FFT Window of VisualAnalog Repeat this procedure for Channel B Channel C and or Channel D Click the disk icon within the Graph AD6657 Average FFT window to save the performance plot data as a csv formatted file See Figure 14 for an example 0 fs 185MSPS fin 30 3MHz 1dBFS SNR 65 7dB 66 7dBFS E SFDR 89 7dBc 40 60 AMPLITUDE dBFS 80 HARMONIC 09572 014 FREQUENCY MHz Figure 14 Typical FFT AD6657 If using the NSR feature first change the settings in the ADC A ADC B ADC C and or ADC D pages see Figure 15 to the desired settings ESTEE COACE ay _
46. roduces this loss An amplitude of 1 6 dBES with NSR enabled is If the FET window remains blank after clicking Run do the analogous to an amplitude of 1 0 dBFS with NSR disabled following 10 Click the disk icon within the Graph window to save the e Make sure the evaluation board is securely connected to performance plot data as a csv formatted file See Figure 19 the HSC ADC EVALCZ board for an example e Make sure the FPGA has been programmed by verifying 0 that the DONE LED is illuminated on the HSC ADC fry 140 1MHz 1 6dBFS EVALCZ board If this LED is not illuminated make sure 20 SNR 73dB 74 6dBFS IN BAND the U4 switch on the board is in the correct position for SFDR 89 7dBc IN BAND USB CONFIG 40 e Make sure the correct FPGA program was installed by selecting the Settings button in the ADC Data Capture block in the VisualAnalog window Then select the FPGA tab and verify that the proper FPGA bin file is selected for the part 60 80 AMPLITUDE dBFS 100 If VisualAnalog indicates that the FIFO Capture timed out 120 do the following 140 e Make sure all power and USB connections are secure FREQUENCY MHz e Probe the DCOAB signal at either Pin A10 or Pin B10 on Figure 19 Typical FFT AD6657 with NSR Enabled the P951 connector on the evaluation board and confirm that a clock signal is present at the ADC sampling rate 0 10 20 30
47. se or distribute the Evaluation Board and ii permit any Third Party to access the Evaluation Board As used herein the term Third Party includes any entity other than ADI Customer their employees affiliates and in house consultants The Evaluation Board is NOT sold to Customer all rights not expressly granted herein including ownership of the Evaluation Board are reserved by ADI CONFIDENTIALITY This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board including but not limited to soldering or any other activity that affects the material content of the Evaluation Board Modifications to the Evaluation Board must comply with applicable law including but not limited to the RoHS Directive TERMINATION ADI may terminate this Agreement at any time upon giving written notice to Customer Customer agrees to return to ADI the Evaluation Board at that time LIMITATION OF LIABILITY THE EVALUATION BOARD PROVIDED HER
48. sua papacy settings on the ADC A and ADCB as well as ADC C and emm DPA ADC D pages affect the selected channel only See the PE appropriate part data sheet the AN 878 Application Note ma tao mars High Speed ADC SPI Control Software and the AN 877 ope Application Note Interfacing to High Speed ADCs via SPI 200 NSPS for additional information on the available settings cere 10573 USE E98 1119685 1 Fie Contig Hep OP IPE Be Gobel 0 ane AC apc 0 09572 009 10 1 2810 1237 27 PM Figure 9 SPIController New DUT Button 3 Inthe ADCBase 0 tab of the SPIController window find the CLK DIV B box see Figure 10 If using the clock divider use the drop down box to select the correct clock divide ratio if necessary See the appropriate part data sheet the AN 878 OFFSETIION E Application Note High Speed ADC SPI Control Software and P EM sous the AN 877 Application Note Interfacing to High Speed ADCs Pot unit ten via SPI for additional information 09572 011 10 7 2010 12 58 43 PM TE scene 10573 USE Pana CS 1115685 fie Figure 11 SPIController Example ADC A Page ala mj oa 22 Metas O acca cee acc col 5 Click the Run button in the VisualAnalog Canvas SYNC fa pe ctm PERSEO AD6657 FFT toolbar see Figure 12 E Full Pun n Ok Divider Sync En Sandoy Ok Divide
49. ubjected to high energy ESD Therefore proper ESD precautions should be taken to avoid performance degradation or loss of functionality Legal Terms and Conditions By using the evaluation board discussed herein together with any tools components documentation or support materials the Evaluation Board you are agreeing to be bound by the terms and conditions set forth below Agreement unless you have purchased the Evaluation Board in which case the Analog Devices Standard Terms and Conditions of Sale shall govern Do not use the Evaluation Board until you have read and agreed to the Agreement Your use of the Evaluation Board shall signify your acceptance of the Agreement This Agreement is made by and between you Customer and Analog Devices Inc ADI with its principal place of business at One Technology Way Norwood MA 02062 USA Subject to the terms and conditions of the Agreement ADI hereby grants to Customer a free limited personal temporary non exclusive non sublicensable non transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above and agrees not to use the Evaluation Board for any other purpose Furthermore the license granted is expressly made subject to the following additional limitations Customer shall not i rent lease display sell transfer assign sublicen

Download Pdf Manuals

image

Related Search

Related Contents

仕 シ 様 サマ 書 ショ  User Manual  SlideRider - Radio Shack    く取扱説明書)  Weatherables PTPR-T&G-6X8 Instructions / Assembly    取扱説明書 - 株式会社トヨトミ  PDF user manual  Service Manual  

Copyright © All rights reserved.
DMCA: DMCA_mwitty#outlook.com.