Opal Kelly
Contents
1. ww b s or h i8 10175 s ki fe m foss e a ors Jo 10 Ho feo 20 o n we p we Host Interface Pin Hi noum fes _ m nouma ee m moune 9 mi noum foe Button FPGAPIN ue WA2. y Opal Kelly XEMS3001v2 User s Manual A business card sized 3 5 x 2 0 experimentation board featuring the Xilinx Spartan 3 FPGA The XEM3001 is a small business card sized FPGA board featuring the Xilinx Spartan 3 FPGA De signed as a bare bones system the XEM3001 is an excellent experimenting or prototyping system which provides access to nearly all I O pins on the 208 pin Spartan 3 device The USB 2 0 interface provides fast downloads and easy access with FrontPanel software An on board PLL provides flexible clock generation for a variety of applications and on board pushbuttons and LEDs allow simple user interfacing when FrontPanel components don t suit the purpose Dozens of pins at 0 1 spacing are provided and easily fit onto a standard prototyping board with 0 1 hole spacing Software documentation samples and related materials are Copyright 2005 2007 Opal Kelly Incorporated Opal Kelly Incorporated 3442 SE Ironwood Ave Hillsboro OR 97123 http www opalkelly com All rights reserved Unauthorized duplication in whole or part of this document by any means except for brief excerpts in published reviews is prohibited without the express written permission of Opal Kelly Incorporated Opal Kelly the Opal Kelly Logo and FrontPanel are trademarks of Opal Kelly Incorporated Linux is a registered trademark of Linus Torvalds Microsoft and Windows are both registered trademarks of Microsoft Corporation All other tr
3. Interface The XEM3001 uses a Cypress CY68013 FX2 USB microcontroller to make the XEM a USB 2 0 peripheral As a USB peripheral the XEM is instantly recognized as a plug and play peripheral on millions of PCs More importantly FPGA downloads to the XEM happen blazingly fast virtual instruments under FrontPanel update quickly and data transfers are much faster than the parallel port interfaces common on many FPGA experimentation boards The USB interface also allows the XEM to be bus powered which means it is ultra portable requiring just a USB cable and the proper drivers to connect to any supporting PC including laptops On board Peripherals The XEM3001 is designed as a low cost barebones device However a few key peripherals have been added for convenience EEPROM A small serial EEPROM is attached to the USB microcontroller on the XEM3001 but not directly available to the FPGA The EEPROM is used to store boot code for the microcontroller as well as PLL configuration data and a device identifier string The PLL configuration data is loaded from EEPROM and used to reconfigure the PLL each time a new configuration file is loaded to the FPGA Therefore stable and active clocks will be pres ent on the FPGA pins as soon as it comes out of configuration The stored PLL configuration may be changed at any time using FrontPanel s PLL Configuration Dialog The EEPROM also stores a device identifier string which may be changed at any time
4. ademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed Revision History Date Description O LL 20040901 Initial release 20041103 Added PLL and JTAG JP4 connections 20050315 Changes for XEM3001v2 Introducing the XEM3001 PEB F00 Pili 204 ahaha aah haa aha edge Genes Functional Block Diagram a Power SUDD s acts setae aT nG wd aaah a Rees LANG hae USB 2 0 Interface aaa RR a RECS dowd NG On board Peripherals 2 ana mm rrr Herrn EEPROM pakana KANILA GA NG ROUEN DAR AER on NAG Cypress CY22150 PIE sois REPRE ERR LEDs and Pu shb ttohns use a naai BAG DAGANG NG Expansion Connectors oido rote red NO hos FrontPanel Support ssaa Sedaka eae daekedeesg aaraa dias Programmers Interface iles Mechanical Drawing 3 deexreecet iure KAWAN KNANG XEM3001v2 Quick Reference Contents XEM3001v2 User s Manual 4 www opalkelly com XEM3001v2 User s Manual Introducing the XEM3001 The XEM3001 is a small business card sized 3 5 x 2 0 FPGA board featuring the Xilinx Spar tan 3 FPGA Designed as a full featured starter system the XEM3001 provides access to nearly all I O pins on the 208 pin Spartan 3 device The XEM3001 is ideally suited to experiments based on the FrontPanel virtual instrumentation platform integration into prototype development or as a quick and easy way to add USB capabilit
5. kelly com 9 XEM3001v2 User s Manual p79 p57 hi_in lt 0 gt hi in hi_in lt 2 gt hi_in lt 3 gt hi_in lt 4 gt hi_in lt 5 gt hi_in lt 6 gt hi_in lt 7 gt hi_out lt 0 gt hi_out lt 1 gt hi_inout lt 0 gt hi_inout lt 1 gt hi_inout lt 2 gt hi_inout lt 3 gt hi_inout lt 4 gt hi_inout lt 5 gt hi_inout lt 6 gt hi_inout lt 7 gt hi_inout lt 8 gt hi inout 9 hi inout 10 hi inout 11 hi inout 12 hi inout 13 hi inout 14 hi inout 15 Each of the samples installed with FrontPanel includes a copy of a template constraints file that lists all the XEM3001 pins and maps them to the appropriate FPGA pins using LOC location constraints You can use this template to quickly get the pin locations correct on a new design LEDs and Pushbuttons 10 There are eight LEDs and four pushbuttons on the XEM3001 Each is wired directly to the FPGA as shown in the tables below Buon FPGAPin ps we ps ue The LED anodes are connected to a pull up resistor to 3 3VDD and the cathodes wired directly to the FPGA To turn ON an LED the FPGA pin should be brought low To turn OFF an LED the FPGA pin should be brought high The pushbuttons are connected between their respective FPGA pin and DGND The FPGA side of the connection has a pull up resistor t
6. log you can configure the clock signal present on this pin Note For FPGA connections I O and GCLK the corresponding FPGA pin is indicated Pin Pin Pin 6 N0152 s fom fo savo 14 www opalkelly com XEM3001v2 User s Manual Mechanical Drawing 2 000 io 1 900 1 850 1 300 0 970 L a q 0 800 0 730 0 150 0 150 0 750 _ 2 550 3 150 3 350 o o O pa co All dimensions are in inches www opalkelly com 15 XEM3001v2 Quick Reference H pw 1 2 omo ssexs s jor a s ow m p pesao Ho feso Ho pwo 20 foomo 0 27 0 28 E oeo 2 pano 10 36 sr ow p s o 8 o poa be n sav a2 svp 10 48 ae ose b m pwp s emo JP3 Connection XBUS m pw pw 5 ose o s os h s vows s s svo Ho svo m vows fe E s ioe fe ha iowa f 15 m pend 20 pep 2i 22 23 25 26 27 20 28 s uo 1s zz 34 wo 123 37 1 6 O N NG e N O N Ww w o N O w 49 s onm Ta 29 40 a a2 E I O 111 as uos ss 7 vorccuka 180 xcuc 48 SYSCLK4 DGND DGND N WI w ow Ww ow NIN NI NIM N N Blow alo ce o o 4 wo A a o e JP1 Connection zBUS p exo 2 uso
7. o 3 3VDD Therefore in the pressed state the FPGA pin will be at DGND low and in the unpressed state the FPGA pin will be at 3 3VDD high Note that the pushbuttons are not debounced on the XEM3001 In order to deglitch the signals from the pushbuttons proper debouncing should be done inside the FPGA www opalkelly com XEM3001v2 User s Manual PLL Connections The PLL contains six output pins one of which is left unconnected The other five are labelled SYS CLK1 through SYS CLK5 SYS CLK4 connects to JP3 and SYS CLK5 connects to JP2 The other three pins are connected directly to the FPGA The table below illustrates the PLL connections PLLPin Clock Name LCLK1 SYS_CLK1 FPGA P80 LCLK2 SYS_CLK2 FPGA P77 px waif www opalkelly com 11 XEM3001v2 User s Manual JP4 JTAG Connector JP4 is the 8 pin JTAG connector on board and is connected only to the FPGA These pins can be connected to an external JTAG command converter such as the Xilinx JTAG cables for ad ditional programming capability The JP4 pins are connected as shown below P4Pim Signal s m s mo JP1 JP1 is a 20 pin dual row 100 mil header four pins of which are dedicated to power supply The other 16 pins connect directly to the Spartan 3 on Banks 0 and 1 Pins 17 and 18 of the header connect to global clock pins on the FPGA and can therefore be used as clock inputs to the inter nal clock network All 16 FPGA pins may be
8. se are called unpowered ports In order to be operated as a bus powered device the XEM3001 must be connected to a USB port that provides bus power You should check with the hub or computer manufacturer to verify that the port provides bus power The XEM3001 may also be self powered by removing jumper J1 This jumper connects the 3 3 V regulator to the 3 3 V supply plane on the board By removing this jumper the 3 3 V supply and therefore the derived 2 5 V and 1 8 V supplies are disconnected from bus power 3 3 Volts must be supplied externally either to the device side of the jumper the pin closer to the J1 marking or to one of the 3 3 V pins on JP1 JP2 or JP3 IMPORTANT NOTE Under normal operating conditions and with an unconfig ured FPGA the XEM3001 draws approximately 125 mA from the 3 3 V node FPGA current draw is impossible to predict because it strongly depends on the implemented design and clocking rates Current requirements of the FPGA can be estimated using Xilinx power estimation tools and should be considered if you think you may be getting close to USB limits The current can easily be mea sured by removing the J1 jumper and placing a current meter across the leads If you need to exceed the 500 mA limit make sure to apply external power and remove J1 6 www opalkelly com XEM3001v2 User s Manual WARNING For use in bus powered mode always insert jumper J1 BEFORE connecting the device to the USB USB 2 0
9. toggle buttons and so on Essentially this makes your PC a reconfigu rable I O board and adds enormous value to the XEM3001 as an experimentation or prototyping system Programmers Interface In addition to complete support within FrontPanel the XEM3001 is also fully supported by the FrontPanel programmer s interface API a powerful C class library available to Windows and Linux programmers allowing you to easily interface your own software to the XEM In addition to the C library wrappers have been written for Java and Python making the API available under those languages as well Java and Python extensions are available under Win dows and Linux Complete documentation and several sample programs are installed with FrontPanel 8 www opalkelly com XEM3001v2 User s Manual FPGA Pin Connections Host Interface There are 24 pins that connect the on board USB microcontroller to the FPGA These pins com prise the host interface on the FPGA and are used for configuration downloads After configura tion these pins are used to allow FrontPanel communication with the FPGA If the FrontPanel okHostInterface module is instantiated in your design you must map the in terface pins to specific pin locations using Xilinx LOC constraints This may be done using the Xilinx constraints editor or specifying the constraints manually in a text file An example is shown below Xilinx constraints for okHostInterface pin mappings www opal
10. used as general purpose input output Note For FPGA connections I O and GCLK the corresponding FPGA pin is indicated s om s fors om 12 www opalkelly com XEM3001v2 User s Manual JP2 JP2 is a 50 pin dual row 100 mil header providing access to FPGA Banks 6 and 7 Several pins of this header are dedicated to power supply 3 3VDD and DGND Pin 4 of this header is con nected to a global clock input on the FPGA and can therefore be used as an input to the global clock network Pin 3 on this header is SYSCLK5 and is directly connected to LCLK5 pin 14 on the Cypress CY22150 PLL Using FrontPanel s PLL Configuration Dialog you can configure the clock signal present on this pin Note For FPGA connections I O and GCLK the corresponding FPGA pin is indicated JP2 Connection Pin Pin Pin I O 5 I O 22 e jor VO 9 8 1 0 10 I O 27 o savo O 29 VO 11 VO 12 I O 13 I O 34 io 15 iO 16 I O 18 I O 35 VO 19 www opalkelly com 13 XEM3001v2 User s Manual JP3 JP3 is a 50 pin dual row 100 mil header providing access to FPGA Banks 2 and 3 Several pins of this header are dedicated to power supply 3 3VDD and DGND Pin 47 of this header is con nected to a global clock input on the FPGA and can therefore be used as an input to the global clock network Pin 48 on this header is SYSCLK4 and is directly connected to LCLK4 pin 12 on the Cypress CY22150 PLL Using FrontPanel s PLL Configuration Dia
11. using FrontPanel The string serves only a cosmetic purpose and is used when multiple XEM devices are attached to the same computer so you may select the proper active device Cypress CY22150 PLL A multi output single VCO PLL can provide up to five clocks three to the FPGA and another two to the expansion connectors JP2 and JP3 The PLL is driven by a 48 MHz signal output from the USB microcontroller The PLL can output clocks up to 150 MHz and is configured through the FrontPanel software interface or the FrontPanel API LEDs and Pushbuttons Eight LEDs and four pushbuttons are available for general use as debug inputs and outputs Expansion Connectors Three 0 1 spaced expansion connectors JP1 JP2 JP3 are available to connect the XEM to your devices These connectors provide 3 3v power ground PLL outputs and 88 FPGA pins for general I O All expansion connectors are on a 0 1 grid so that the entire XEM can piggy back onto a standard 0 1 PCB protoboard www opalkelly com 7 XEM3001v2 User s Manual NOTE The expansion connectors are not installed at the factory to provide you the flexibility of installing your choice of expansion directly soldering wires or using stacking or right angle connectors FrontPanel Support The XEM3001 is fully supported by Opal Kelly s FrontPanel software FrontPanel augments the limited peripheral support with a host of PC based virtual instruments such as LEDs hex displays pushbuttons
12. y to an existing device PCB Footprint A mechanical drawing of the XEM3001 is shown below Dimensions are mils 1mil 0 001 un less otherwise noted 2000 00 mil 1700 00 mil 3200 00 mil 3500 00 mil www opalkelly com 5 XEM3001v2 User s Manual The PCB is 3 5 x 2 0 88 9mm x 50 8mm with four mounting holes spaced as shown in the figure These mounting holes are electrically connected to the ground plane The three FPGA access ports JP1 JP2 and JP3 are located on a 0 1 grid so that the entire board may be attached to a standard prototyping board The JTAG header JP4 is also on this grid Functional Block Diagram 1PLLCLK neis deu gt XBUS JP3 36 1 0 1 GCLK 141 0 N 2 GCLK un Host Interface Spartan 3 FPGA Bus XC3S400 4PQ208 E 3 PLL CLKs 121 O CY22150 i 4 Pushbuttons 1 PLL CLK 361 0 1 GCLK 8 LEDs SEE YBUS JP2 Power Supply The XEM3001 is a bus powered device in its default configuration J1 jumper inserted That is it takes power from the 5 V USB power and generates the voltages it needs from there To do so the XEM3001 has small linear regulators for 3 3 V 2 5 V and 1 8 V External power may be applied to any of the 3 3 V pins on JP1 JP2 or JP3 as long as the J1 jumper is removed In this case the 5 V USB power is not used and the device consumes no bus current Computers and USB hubs often have USB ports that do not provide bus power The
Download Pdf Manuals
Related Search