UDP SiM3C1xx MCU Card User's Guide
Contents
1. P1 6 0 2 P0 3 5175 6420 Ei P USB POWER _ GND Leni uL ES CP E SILICON LABS _ 9 www silabs com 18 00000 112 1VD U1 Li T CELL a AAA BAT VBAT Pin 1 PORT1 Am WALL PWR 19 2 o JS 3VD 58 RESET E Oz 16 IMEASURE 5 50000 zE e 5 J17 LG H2 332332 FUL 200200 5 5_ pin 1 Figure 8 8051 912 Target Board amp 10 Rev 0 2 SILICON LABS C8051F91x 90x The following items are located on the bottom side of the board See Figure 9 BT1 Battery Holder for 1 5 V AAA Use for one cell or two cell mode BT2 Battery Holder for 1 5 V AAA Use for two cell mode only Battery Holder for 3 V Coin Cell CR2032 BT4 Battery Holder for 1 5 V Button Cell A76 or 357 Note BI2 is only used in two cell mode AAA POS NEG AAA BT4 N 76 or 357 5 Figure 9 Bottom of C8051F912 Target Board amp Rev 0 2 SILICON LABS 11 8051 91 90 5 1 Target Board Shorting Blocks Factory Defaults The C8051F912 Target Board comes from the factory with pre installed shorting2. 1VD U1 tell J11 COIN_CELL 500 Silicon Laboratories USB DEBUG ADAPTER WALL PWR LLI oc 00000 3VD 58 20 RESET nic LS Jg VDD DC E EN 5 ee 95 AC DC 000000 000000 M y Figure 2 Hardware Setup Using a USB Debug Adapter gt Rev 0 2 SILICON LABS 8051 91 90 4 Software Setup Simplicity Studio greatly reduces development time and complexity with Silicon Labs EFM32 and 8051 MCU products by providing a high powered IDE tools for hardware configuration and links to helpful resources all in one place Once Simplicity Studio is installed the application itself can be used to install additional software and documentation components to aid in the development and evaluation process Simplicity Simplicity Studio c 5 gt Fie Help f j gt gt Studio amp SILICON LABS Product Yi C805 F amp 50 B GU ces b Q Use Parametric Search Simplicity IDE Configurator Y Detect Connected Device C8051F850 B GU 8051 8 kB gt 4 B MHz 25 E x Zu
3. AS 10 Y AG y12 1d C vld ld axi xa 19 1d 91d C 18 1d gt SLY gt lt 1519 ava 338A 0 0d lt 212 1 4 CO 218 14 d B gt AG dvds _ _ LM LSAND 9 0d 1 112 1d X1 0d lt 8 3dALT NNOO 8sh 0434 1 0 LYLSAND 9 0d lt 012 1d 0333l Z 0d lt 018 14 asn 01 9 iios 82 14 88 19 42 18 14 92 99 19 2 1 Ga ld i 0339l 0d gt CL 131SAN9 9 0d 92 14 78 19 Std gt lt x1 v 0d lt Hz 0d C 338A 0 0d 9 ld 8 ld 22 1 c Ces 3 VW34 ZI9LENIG NNOO Z V Id I V Id O0 V ld 62 872V ld 12 14 92 14 SGCV ld vCV ld cV ld 20 14 02 6LV ld BLV ld LIV ld 9LV ld Vid lt SIV ld vidL viV ld H LZd HZ Od lt 2I V Id xu G o0d lt LLW ld 01 1 6V ld 8V ld LV ld 9v SV ld vV ld 4 1 a 23 gt tc LABS SILICON 8051 91 90 10 1 216416085 761 e1nD14 1132 NIOD lt v ee el YMd 11VM vvv orr ur 11327 02 1VHA 135 L1V8A LVEA A uL aay zsa ssa 28 002 ZH 1V8A Sr Ww woe
4. SILICON LABS C8051F91x 90x C8051F912 DEVELOPMENT KIT USER S GUIDE 1 Relevant Devices The C8051F912 Development Kit is intended as a development platform for the microcontrollers in the C8051F91x C8051F90x MCU family The members of this MCU family are C8051F912 C8051F911 C8051F 902 and C8051F901 Notes 1 The target board included in this kit is provided with a pre soldered C8051F912 MCU QSOP24 package 2 Code developed on the C8051F912 can be easily ported to the other members of this MCU family 3 Refer to the C8051F91x C8051F90x data sheet for the differences between the members of this MCU family 2 Kit Contents The C8051F912 Development Kit contains the following items m C8051F912 Target Board m C8051Fxxx Development Kit Quick Start Guide Tie 11 EJ r mE f Sower GFF BEFO TCHING MODE m ACto DC Power Adapter m USB Debug Adapter USB to Debug Interface m 2USB Cables m 2 AAA Batteries m CD ROM 2 2 TOUCH SENSE SWITCH TOUCH SENSE SWITCH 1 8051 912 z M SILICON LADS www silabs com Pi Qu EE WD EE Qe F UN 6 TEGE 233 voo oci P gt P 8 8 gt 2 al E d E Ran 00 Figure 1 C8051F912 Target Board Rev 0 2 2 14 Copyright 2014 by Silicon Laboratories C8051F91x 90x 8051 91 90 3 Hardware Setup Using a USB Debug Adapter The target board is connected to a PC running the Silicon La
5. 2959 lt zx dOd ON QN 121026038MW 27 04 gt des hes lt 942 SLO LONIV Z 0d lt gt 043uI 2 0d 434A 0 0d ein ano t 9 ONIV 9 0d gt L41SAND 9 0d m 812 20 0N9 lt gt LYSA 102993 5 LYSA 102993 5 102993 5 2 5 Z 0 1 S LVGA 192 6 0 S LYSA 930N 1V8A 38n s V 1no NI gt tc 22 LABS SILICON C8051F91x 90x 10 z peog 1 21631650989 721 4 Z 2 ld 1 9 1d 28 19 2 2 85 m o m o js 0 2 1d Sh8A AG 622 14 628 ld 1V8A lt _ 822 14 lt 828 14 422 L28 1d 922 1 EN 928 14 22 GZ8 ld vZ2 ld 28 14 anvo 304 16476010492 m iy xs 22 ld 0141 60 5 lt YSL anadsns lt _ 0202 14 8 1 aly aNaasns lt m 122 1 1498 14 anvo ano t O ux Rx 022 1 028 14 T 8S Act 5299 9 012 oe z 612 14 6 14 E S cdo 5 5 82 14 818 1d 69 27 0149 9240 anj 7 69 7049 69 129 81 o7 oido 4 SL MOCOLGS gt 099 7007 42 14 8 14 02 12 ecu iz sje 912 18 98 18 91 8 05095 30010 0 2 9 a XLO9NAO 2 52 14 CI G18 ld
6. 4 220 0 001 622 oc N aay 950 11 286 m 8n aNd 591 001 002 62 ANAVO 3 2 2 51294 19 92 C9 oval Sl 102993 5 3 5 uMd TM 0389 MMd CAEH Jaq OLY 254 0914343 YAGIOH 11 8 718 8 NIOO WNOZ 18 C GAL C aA4e 102993 5 5 9 6281 anvo ano t nel 59 vo 2 Q 941 LOVINOD 11 93N Y ON LOVINOD AYALLVE 93N SON LLAZEZSZSWN 102 110 NI L 60NT1 en CUWNSZLIHN CIINSZLIHW CHW ZHN M3d10H 11 YYY 218 1002993 5 Q vMS M3010H 11 lyg vvv L iq CL 6 Ld 7 z CL za gt 7 7 CL sn8 AG UIINSZLIHN LHW gt tc 24 SILICON LABS C8051F91x 90x CONTACT INFORMATION Silicon Laboratories Inc 400 West Cesar Chavez Austin TX 78701 Please visit the Silicon Labs Technical Support web page http www silabs com support and register to submit a technical support request Patent Notice Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low power small size analog intensive mixed signal solutions S
7. access to the DEBUG C2 pins of the C8051F912 It is used to connect the Serial Adapter or the USB Debug Adapter to the target board for in circuit debugging and Flash programming Table 3 shows the DEBUG pin definitions Table 3 DEBUG Connector Pin Descriptions 3 VD 3 3 VDC GND Ground Perce USB Power 5 VDC from J9 5 8 Serial Interface J12 A USB to UART bridge circuit U3 and USB connector P3 are provided on the target board to facilitate serial connections to UARTO of the C8051F912 The Silicon Labs CP2103 U3 USB to UART bridge provides data connectivity between the C8051F912 and the PC via a USB port The VIO power supply and TX RX RTS and CTS signals of UARTO may be connected to the CP2103 by installing shorting blocks on header J12 The shorting block positions for connecting each of these signals to the CP2103 are listed in Table 4 To use this interface the USB to UART device drivers should be installed as described in Section 4 4 CP210x USB to UART VCP Driver Installation on page 6 Table 4 Serial Interface Header J12 Description 5 9 Analog I O H1 Several of the C8051F 912 target device s port pins are connected to the H1 terminal block Refer to Table 5 for the H1 terminal block connections Table 5 H1 Terminal Block Pin Descriptions Pin amp Description Voltage Reference Rev 0 2 17 SILICON LABS 8051 91 90 5 10 IREF Connecto
8. base frequency 2 and a low power internal oscillator 20 MHz 10 After each reset the low power oscillator divided by 8 results in a default system clock frequency of 2 5 MHz 10 The selected system clock and the system clock divider may be configured by software for operation at other frequencies For low frequency operation the C8051F912 features smaRIClock real time clock A 32 768 kHz Watch crystal Y2 is included on the target board If you wish to operate the C8051F912 device at a frequency not available with the internal oscillators an external crystal may be used Refer to the C8051F91x C8051F90x data sheet for more information on configuring the system clock source 5 3 2 External Oscillator Options The target board is designed to facilitate the installation of an external crystal Y1 Install a 10 resistor at R9 and install capacitors at C20 and C21 using values appropriate for the crystal you select If you wish to operate the external oscillator in capacitor or RC mode options to install a capacitor or an RC network are also available on the target board Populate C21 for capacitor mode and populate R16 and C21 for RC mode Refer to the C8051F91x C8051F90x data sheet for more information on the use of external oscillators 5 4 Port I O Headers J2 J3 J6 Access to all Port I O on the C8051F912 is provided through the headers J2 and J3 The header J6 provides access to the ground plane for easy clipping of osci
9. blocks on many headers Figure 10 shows the positions of the factory default shorting blocks P1 0 2 P0 3 A 15 sw2 O C sws USB POWER P3 zm TOUCH Er SWITCH TOUCH SWITCH s m SILICON LABS www silabs com 1VD 9 ee U1 ee P1 11 Lu COIN CELL _ TEST Pin 1 PORT 7 8 ee TES 5 22022 7 sa 9 RESET it ME Je VDD DC PORTO IMEASURE L O 77 TEE EE THE ow bl gn L T 1 1 H 995992 sw5 1 Figure 10 8051 912 Target Board Shorting Blocks Factory Defaults 12 Rev 0 2 SILICON LABS C8051F91x 90x 5 2 Target Board Power Options and Current Measurement J10 J11 J17 H2 P2 P3 SW4 SW5 The C8051F912 Target Board supports three power options selectable by the three way header J10 J11 The power options vary based on the configuration one cell or two cell mode selected by SW4 Power to the MCU may be switched on off using the power switch SW5 Important Note The power switch SW5 must be in the OFF position prior to switching between one cell and two cell mode using SW4 The power options are des
10. 1x 90x 6 Frequently Asked Questions 1 Should power be turned off when switching between one cell and two cell mode Yes power must be turned off by placing SW5 in the OFF position when switching between one cell and two cell mode Switching between modes while power is on may result in increased power consumption and possible damage to low voltage transistors 2 have placed the MCU in Sleep Mode Why is the supply current greater than 1 pA This can be caused by a number of factors Check the following a Verify that the USB Debug Adapter is not connected to the device When connected it can draw approximately 2 5 uA from the VDD DC supply net b Verify that the P1 5 and P1 6 LEDs are turned off in software P1 5 and P1 6 set to logic HIGH Alternatively the P1 5 and P1 6 LEDs can be disabled by removing the corresponding shorting blocks from J8 c Verify that the VDD DC Power LED is disabled remove shorting block from J5 d Verify that the shorting block on J15 does not connect the potentiometer negative terminal to GND since this would result in continuous current of 300 WA The shorting block be removed or configured to enable the potentiometer when P1 4 is set to logic LOW When the potentiometer enable is under software control be sure to set P1 4 to logic HIGH prior to placing the device in Sleep Mode e Verify that J7 J13 and J14 do not have shorting blocks installed have been measuring
11. F register This will allow the low power oscillator to be disabled when it is not being used as the system clock This optimization can reduce the supply current by up to 30 pA b When operating at system clock frequencies above 10 MHz minimize supply current by setting the BYPASS bit FLSCL 6 to 1 If the system clock needs to decrease below 10 MHz clear the BYPASS bit to O c If the precision oscillator is not being used turn off the precision oscillator bias by setting the OSCBIAS bit REGOCN 4 to 0 7 Why does PO 7 IREFO have a voltage of 200 mV when IREFOCN is set to 0x00 When IREFOCN is set to 0x00 the current reference is completely turned off When a shorting block is installed on J7 the voltage at PO 7 IREFO should be 0 V unless one of the following conditions is present a The PO 7 IREFO is not configured for analog I O weak pull up enabled b The PO 7 IREFO pin is being used as CTS a shorting block is installed on J12 8 I have configured a Port pin as an analog input Why is it still shorted to ground On C8051F91x C8051 F90x devices configuring a Port pin to analog mode using PnMDIN disables the digital input path and the weak pull up It does not explicitly disable the output drivers Software can ensure that the output drivers are disabled by configuring the Port pin to open drain output mode using and writing 1 to the port latch 9 Why does power consumption increase when an ana
12. Schematics 10 5 1 2164160989 LL 4 50 oec vy m 51037 C OMS TOMS jnt o 28 MS 154 tN OL 35019 7 99 co ZA lt gt 0 Onaga C gt 91 1035429 YIOIQ LT YyoOws n 1 1 1 1 3NON 3NON 22 74 lt gt 022 124 001 Tu 1 1 1222 1855 lt gt 229 155 62 82 1V8A LYSA 9 716 15082 20 00A 922 188 gt 001 2 in SH 1415 2 9 044 MISANO 9 0d 20 0N9 20 0N9 z agys 5 gt xu S 0d 0 04 4 0 08 p C ns 1su oo yzy 0 0 zu colzdd ol X1 v 0d 1 04 0 1 2 1 1 100334 VM Z1VIX t 0d 1n0218 I1V1X Z Od 1n0218H I1v1X Z 0d 133 5 929 335 Crd 1V8A cir an suondo VHA 18245 295 suo 1 4 612 m ANZ 043M L Od 1HISANO 9 0d Ze c1IWLX H Od LNOANVWM Z1VLX 0d HZ Od LNODLY LIVLX Z 0d L1V LX
13. aims and damages Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders gt Rev 0 2 25 SILICON LABS
14. boratories IDE via the USB Debug Adapter as shown in Figure 2 1 nm Notes i5 10000 EE EE Connect the USB Debug Adapter to the DEBUG connector on the target board with the 10 pin ribbon cable Connect one end of the USB cable to the USB connector on the USB Debug Adapter Verify that a shorting block is installed on J17 and that SW5 is in the ON position Connect the other end of the USB cable to a USB Port on the PC Connect the ac dc power adapter to power jack P2 on the target board Optional Use the Reset button in the IDE to reset the target when connected using a USB Debug Adapter Remove power from the target board and the USB Debug Adapter before connecting or disconnecting the ribbon cable from the target board Connecting or disconnecting the cable when the devices have power can damage the device and or the USB Debug Adapter PC Target Board P1 6 0 2 P0 3 E rn USB Debug 5 E UsBPOWER P3 Adapter e 2 TOUCH TOUCH SENSE SWITCH 00000 moocc USB Cable c q A SILICON LABS www silabs com 81900000000
15. ck Changing the clock divide value requires up to 128 cycles of the undivided clock source oince the clock source change occurs in a single cycle and the clock divide change can take up to 128 cycles the system clock will be set to the new clock source divided by the old divide value for a brief period of time In this example the actual system clock will be 4 096 kHz for up to 128 cycles of the undivided clock source This causes the missing clock detector to time out and reset the MCU The proper way of changing the system clock when both the clock source and the clock divide value are being changed is as follows If switching from a fast undivided clock to a slower undivided clock a Change the clock divide value b Poll for CLKRDY gt 1 c Change the clock source If switching from a fast undivided clock to a slower undivided clock d Change the clock source e Change the clock divide value f Poll for CLKRDY gt 1 12 Why is the MCU pre maturely released from reset when using a wall supply with a slow rise time The maximum VDD Ramp Time is specified at 3 ms If the power supply ramp takes longer than 3 ms to reach 0 9 V then the device may be released from reset before the supply has reached the minimum operating voltage The slow ramp time gt 3 ms can occur when using a bench power supply that does not have an output enable switch Rev 0 2 21 SILICON LABS 8051 91 90 7
16. cribed in the paragraphs below 5 2 1 Wall Power When the J10 J11 three way header is set to WALL_PWR the C8051F912 Target Board may be powered from the following power sources m 9 VDC power using the ac to dc power adapter P2 m 5 VDC USB power from PC the USB Debug Adapter J9 m 5 VDC USB VBUS power from PC via the CP2103 USB connector All the three power sources are ORed together using reverse biased diodes D1 D2 D3 eliminating the need for headers to choose between the sources The target board will operate as long as any one of the power sources 15 present The ORed power is regulated to a 3 3 V dc voltage using a LDO regulator U2 The output of the regulator powers the 3 VD net on the target board If SW4 is configured to select two cell mode the VBAT supply net on the target board is powered directly from the 3 VD net If SW4 is configured to select one cell mode the VBAT supply net is powered directly from the 1 VD This power supply net takes 3 VD and passes it through a 1 65 V LDO The LDO s output voltage is variable and can be set by changing the value of resistor R32 J11 CELL BAT WALL PWR 5 2 2 AAA Battery When the J10 J11 three way header is set to AAA BAT the C8051F912 Target Board may be powered from a single AAA battery inserted in BT1 or from the series combination of the AAA batteries inserted in BT1 and BT2 A single battery is selected when SWA is con
17. esSimplicity Studio Part Management menu item Simplicity Studio can detect if certain toolchains are not activated If the Licensing Helper is displayed after completing the Setup Environment wizard follow the instructions to activate the toolchain gt Rev 0 2 3 SILICON LABS 8051 91 90 41 Running Blinky Each project has its own source files target configuration SDK configuration and build configurations such as the Debug and Release build configurations The IDE can be used to manage multiple projects in a collection called a workspace Workspace settings are applied globally to all projects within the workspace This can include settings such as key bindings window preferences and code style and formatting options Project actions such as build and debug are context sensitive For example the user must select a project in the Project Explorer view in order to build that project To create a project based on the Blinky example 1 Click the Simplicity IDE tile from the Simplicity Studio home screen 2 Click the Create new project link from the welcome screen or go to File New Silicon Labs MCU Project 3 In the Kit drop down select C8051F912 Development Kit in the Part drop down select C8051F912 and in the SDK drop down select the desired SDK Click Next 4 Select Example and click Next 5 Under C8051F912 Development Kit in the Blinky folder select F912 902 Blinky and click Finish 6 Click
18. figured to one cell mode The two AAA batteries configured in series to provide a voltage of 3 V are selected when SWA is configured to two cell mode J11 COIN CELL AAA BAT m MEAT WALL PWR 5 2 3 Coin Cell Battery When the J10 J11 three way header is set to COIN CELL the C8051F912 Target Board may be powered from a single 1 5 V Alkaline A76 or Silver Oxide 357 button cell inserted in BT4 or from a single 3 V Lithium CR2032 coin cell inserted in BT3 The button cell BT4 is selected when SWA is configured to one cell mode and the coin cell BT3 is selected when SWA is configured to two cell mode J11 COIN CELL AAA BAT 2 VBAT WALL PWR 9 5 2 4 Measuring Current The header J17 and terminal block H2 provide a way to measure the total supply current flowing from the power supply source to the MCU The measured current does not include any current from the VBAT LED DS2 the address latch U4 or the quiescent current from the power supply however it does include the current used by any LEDs powered from the VDD DC supply net or sourced through a GPIO pin See the target board schematic Rev 0 2 13 SILICON LABS 8051 91 90 in Figure 11 through Figure 13 for additional information 5 3 System Clock Sources 5 3 1 Internal Oscillators The C8051F912 device installed on the target board features a factory calibrated programmable high frequency internal oscillator 24 5 MHz
19. ilicon Labs extensive patent portfolio is a testament to our unique approach and world class engineering team The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice Silicon Laboratories assumes no responsibility for errors and omissions and disclaims responsibility for any consequences resulting from the use of information included herein Additionally Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters Silicon Laboratories reserves the right to make changes without further notice Silicon Laboratories makes no warranty rep resentation or guarantee regarding the suitability of its products for any particular purpose nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability including without limitation conse quential or incidental damages Silicon Laboratories products are not designed intended or authorized for use in applications intended to support or sustain life or for any other application in which the failure of the Silicon Laboratories product could create a situation where per sonal injury or death may occur Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap plication Buyer shall indemnify and hold Silicon Laboratories harmless against all cl
20. istration the code size limit is removed entirely and programs will start at code address 0x0000 To register the Keil toolset 1 Find the Product Serial Number printed on the CD ROM If you no longer have this serial number register on the Silicon Labs website www silabs com 8bit software to obtain the serial number 2 Open the Keil uVision4 IDE from the installation directory with administrative privileges Select File License Management to open the License Management window License Management Single User License Floating License Floating License Administrator FlexLM License Customer Information Computer ID Name CID 5 6 P Get LIC Intemet Email 5685 Product License ID Code Support Period PK51 Prof Develpers Kit Evaluation Version New License ID Code LIC Uninstal Figure 4 Keil uVision4 IDE License Management Window Rev 0 2 5 SILICON LABS 8051 91 90 4 Click on the Get LIC via Internet button to open the Obtaining a License IDE Code LIC window 5 Press OK to open a browser window to the Keil website If the window doesn t open navigate to www keil com license install htm 6 Enter the Silicon Labs Product Serial Number printed on the CD ROM along with any additional required information 7 Once the form is complete click the Submit button An email will be sent to the provided email address with the license activa
21. lation directory At a minimum the C8051F912 DK requires m Silicon Labs IDE Software enabling initial evaluation development and debugging m Configuration Wizard 2 Initialization code generation software for the C8051F91x 90x devices m Keil C51 Tools Keil 8051 Compiler Assembler Linker toolchain m 210 Drivers Virtual COM Port VCP drivers for the CP210x COM interface More information on this installation process can be found in Section 4 4 Other software available includes m Keil pVision Driver Driver for the Keil u Vision IDE that enables development and debugging on C8051Fxxx MCUs m Flash Programming Utilities and MCU Production Programmer Programming utilities for the production line More information on the available programming options can be found on the website http www silabs com products mcu Pages ProgrammingOptions aspx m ToolStick Development Tools Software and examples for the ToolStick development platform More information on this platform can be found at www silabs com toolstick Also available on the 8 bit software webpage is the Battery Life Estimator which gives designers a quick and easy way to understand the discharge characteristics of different system configurations to help optimize low power applications The development kit includes the latest version of the C51 Keil 8051 toolset This toolset is initially limited to a code size of 2 kB and programs start at code address 0x0800 After reg
22. lloscope probes amp 14 Rev 0 2 SILICON LABS C8051F91x 90x 5 5 Switches and LEDs J1 J5 J8 J15 J16 Three push button switches are provided on the target board Switch SW1 RESET is connected to the reset pin of the C8051F912 Pressing SW1 puts the device into its hardware reset state Switches SW2 0 2 and SW3 P0 3 are connected to the C8051F912 s general purpose GPIO pins through headers Pressing SW2 or SW3 generates a logic low signal on the port pin Remove the shorting block from the header J8 to disconnect the switches from the port pins The port pin signal is also routed to pins on the J2 and P1 I O connectors See Table 1 for the port pins and headers corresponding to each switch Two touch sensitive contactless switches are provided on the target board The operation of these switches require appropriate firmware running on the C8051F912 MCU that can sense the state of the switch Five power LEDs are provided on the target board to serve as indicators Each of the two regulators has a red LED used to indicate the presence of power at the output of the regulator A red USB Power LED turns on when a USB cable is plugged into the USB connector P3 One power LED is also added to each of the two primary supply nets powering the MCU VDD DC VBAT The LEDs connected to the supply nets may be disabled by removing the shorting blocks from J1 and J5 Two LEDs are connected to GPIO pins P1 5 and P1 6 fo
23. log signal hovering around mid supply is connected to a digital input This phenomenon is called the crowbar effect and is present in all CMOS circuitry If the input CMOS structure is not a strong 1 or 0 then both the PMOS and NMOS devices are partially turned on causing current flow from VDD to GND To prevent the crowbar effect ensure that pins with analog voltage levels are configured for analog 10 Why does the dc dc converter stop regulating when the load current exceeds 10 mA The default register settings for the dc dc converter are optimized for low power applications requiring less than 10 mA of supply current If the application requires additional supply current the default values may be overridden to provide up to 65 mW of output power To configure the dc dc converter to high power mode perform the following steps prior to enabling any high power device Set DCOCN 0x01 This selects the high current switches b Set DCOCF 0x04 This sets the peak inductor current limit to 500 mA amp 20 Rev 0 2 SILICON LABS C8051F91x 90x 11 When the missing clock detector is enabled why does the MCU reset if switch from the default system clock Low Power Oscillator divided by 8 to smaRTClock divided by 1 Background The missing clock detector will trigger a reset if the system clock period exceeds 100 us Switchover between clock sources occurs in 1 clock cycle of the slowest clo
24. o PC for serial communication J1 Enable Disable VBAT Power LED J2 J3 Port I O headers provide access to Port I O pins J5 Enable Disable VDD DC Power LED J6 Provides an easily accessible ground clip J7 Connects pin 7 IREFO Output to resistor R14 and capacitor C19 J8 Connects P0 2 and P0 3 to switches and P1 5 and P1 6 to LEDs J9 DEBUG connector for Debug Adapter interface J10 J11 oelects the power supply source Wall Power AAA Battery or Coin Cell J12 Connects Port I O to UARTO interface J13 Connects external VREF capacitor to the PO 0 VREF J14 Connects the PCB ground plane to PO 1 AGND J15 Connects negative potentiometer R14 terminal to pin P1 4 or to GND J16 Connects the potentiometer R14 wiper to PO 6 CNVSTR J17 Creates an open in the power supply path to allow supply current measurement 1 Analog I O terminal block H2 Provides terminal block access to the input and output nodes of J17 SW4 Switches the device between one cell 0 9 1 8 V supply or two cell 1 8 3 6 V mode SW5 Turns power to the MCU on or off
25. on the project in the Project Explorer and click Build the hammer icon in the top bar Alternatively go to Project Build Project 7 Click Debug to download the project to the hardware and start a debug session 8 Press the Resume button to start the code running The LED should blink 9 Press the Suspend button to stop the code 10 Press the Reset the device button to reset the target MCU du 11 Press the Disconnect button to return to the development perspective 4 2 Simplicity Studio Help oimplicity Studio includes detailed help information and device documentation within the tool The help contains descriptions for each dialog window To view the documentation for a dialog click the question mark icon in the window c t 72 ul This will open a pane specific to the dialog with additional details The documentation within the tool can also be viewed by going to Help Help Contents Help Search amp 4 Rev 0 2 SILICON LABS C8051F91x 90x 4 3 Legacy 8 bit IDE Note Using the Simplicity Studio tools with the C8051F912 Development Kit is recommended See section 4 Software Setup on page 3 for more information Download the 8 bit software from the website www silabs com 8bit software or use the provided installer on the CD ROM to install the software tools for the C8051F91x 90x devices After installation examples can be found in AExamplesYC8051F91x 90x in the instal
26. r J7 The C8051F912 Target Board also features a current to voltage 1 load resistor that may be connected to the current reference IREFO output that can be enabled on port pin PO 7 Install a shorting block on J7 to connect port pin PO 7 of the target device to the load resistor If enabled by software the IREFO signal is then routed to the J2 8 and H1 2 connectors 5 11 VREF and AGND Connector J13 J14 The C8051F912 Target Board also features 4 7 uF capacitor in parallel with a 0 1 uF that can be connected to PO 0 VREF when using the Precision Voltage Reference The capacitors are connected to PO 0 VREF when a shorting block is installed on J13 Using the Precision Voltage Reference is optional since F91x F90x devices have an on chip High Speed Voltage Reference The shorting block J14 allows PO 1 AGND to be connected to ground This provides a noise free ground reference to the analog to digital Converter The use of this dedicated analog ground is optional 5 12 C2 Pin Sharing On the C8051F912 the debug pins C2CK and C2D are shared with the pins RST and P2 7 respectively The target board includes the resistors necessary to enable pin sharing which allow the RST and P2 7 pins to be used normally while simultaneously debugging the device See Application Note AN124 Pin Sharing Techniques for the C2 Interface at www silabs com for more information regarding pin sharing amp 18 Rev 0 2 SILICON LABS C8051F9
27. r RAM 0 50 kB Software Application Kit Digital IZO 18 Examples Notes Documentation ADC YES DAC N O Resources Bu Sample Kit 4 g NEW 4 ew K a Documentati di Silicon Labs Presentations Silicon Labs Technical University News o o zi and Brochures Community Support Figure 3 Simplicity Studio The following Simplicity Studio components are required for the C8051F912 Development Kit m 8051 Products Part Support m Simplicity Developer Platform Download and install Simplicity Studio from www silabs com 8bit software or www silabs com simplicity studio Once installed run Simplicity Studio by selecting Start Silicon Labs Simplicity Studio Simplicity Studio from the start menu or clicking the Simplicity Studio shortcut on the desktop Follow the instructions to install the software and click Simplicity IDE to launch the IDE The first time the project creation wizard runs the Setup Environment wizard will guide the user through the process of configuring the build tools and SDK selection In the Part Selection step of the wizard select from the list of installed parts only the parts to use during development Choosing parts and families in this step affects the displayed or filtered parts in the later device selection menus Choose the C8051F91x family by checking the C8051F91x 90x check box Modify the part selection at any time by accessing the Part Management dialog from the Window Preferenc
28. r use by application software See Table 1 for the port pins and headers corresponding to each LED A potentiometer R15 is also provided on the target board for generating analog signals Place a shorting block on J16 to connect the wiper to PO 6 CNVSTR The header J15 allows the negative terminal of the potentiometer to be tied to GND or to P1 4 When tied to GND the potentiometer is always enabled and will draw a measurable amount of supply current When tied to P1 4 it only draws current when P1 4 is driving a logic O and draws no current when P1 4 is driving a logic 1 Table 1 Target Board Descriptions P1 1 Touch Sense Switch P1 1 Yellow LED P1 6 P1 6 Red LED VBAT VBAT Supply Net Potentiometer R15 P0 6 P1 4 Rev 0 2 15 SILICON LABS 8051 91 90 5 6 Expansion Connector P1 The 96 pin Expansion connector P1 provides access to all signal pins of the C8051F912 device except the C2 debug interface signals In addition power supply and ground pins are included A small through hole prototyping area is also provided See Table 2 for a list of pin descriptions for P1 Table 2 P1 Pin Descriptions Description Row B Description Row Description Pin i P ne 1 2 P0 5 RX m 4 2 7 1 6 1 4 14 P1 3 16 Rev 0 2 SILICON LABS C8051F91x 90x 5 7 Target Board DEBUG Interface J9 The DEBUG connector J9 provides
29. s 4 f needed the driver files can be uninstalled by selecting Windows Driver Package Silicon Laboratories option in the Programs and Features window amp 6 Rev 0 2 SILICON LABS C8051F91x 90x 4 5 Silicon Labs Battery Life Estimator The Battery Life Estimator is a system design tool for battery operated devices It allows the user to select the type of battery they are using in the system and enter the supply current profile of their application Using this information it performs a simulation and provides an estimated system operating time The Battery Life Estimator is shown in Figure 5 zx Silicon Labs Battery Life Estimator x Wireless Radio 15mA Active Mode 2 25 MIPS Precision Internal Oscillator Low Power Mode Sleep smaRTClock 700nA Figure 5 Battery Life Estimator Utility From Figure 5 the two inputs to the Battery Life Estimator are battery type and discharge profile The utility includes battery profiles for common battery types such as AA A76 Button Cell and CR2032 coin cell The discharge profile is application specific and describes the supply current requirements of the system under various supply voltages and battery configurations The discharge profile is independent of the selected power source oeveral read only discharge profiles for common applications are included in the pulldown menu The user may also create a new profile for their own applications To crea
30. t Filename Two Cell Parallel Battery Life 15 000 years El Export Data Two Cell Series r Estimated Capacity Fully Charged Battery 1250 000 mAh 2500 000 mAh 1250 000 mAh 9 292 uA 9 292 uA 6 888 uA Self Discharge Current 3 910 uA 7 820 uA 3 910 uA 9 707 years 15 000 years 12 749 years One Cell Single Min System Voltage n a V Figure 7 Battery Life Estimator Utility Simulation Results Form The primary outputs of the Battery Life Estimator are an estimated system operating time and a simulated graph of battery voltage vs time Additional outputs include estimated battery capacity average current self discharge current and the ability to export graph data to a comma delimited text file for plotting in an external graphing application gt Rev 0 2 9 LICON LABS 8051 91 90 5 Target Board The C8051F912 Development Kit includes a target board with a C8051F912 device pre installed for evaluation and preliminary software development Numerous input output connections are provided to facilitate prototyping using the target board Refer to Figure 8 for the locations of the various I O connectors Figure 10 on page 12 shows the factory default shorting block positions P1 Expansion connector 96 pin P2 Power connector accepts input from 7 to 15 VDC unregulated power adapter P3 USB connector connects t
31. te a new profile 1 Select the profile that most closely matches the target application or choose the Custom Profile 2 Click Manage 3 Click Duplicate 4 Click Edit Profiles may be edited with the easy to use GUI shown in Figure 6 gt Rev 0 2 7 SILICON LABS 8051 91 90 Discharge Profile x supply Current supply Current VDD DC leep Sleep Mode 2 Voltage Discharge Profile Minimum System Operating voltage Description Custom Application Profile Voltage Time Active 1 1000 us vDD DC Supply 10000 ua YObYDC Supply 10000 Current i sz Current 91 Active Mode 2 VvDD DCc Supply Current 2 YOD DC Supply Current 91 Time Idle Mode VvDD DCc Supply Current 1 2 u s Sleep Mode Wake Up Frequency Frequency 1000 Wake Events Second gt i Figure 6 Battery Life Estimator Discharge Profile Editor The Discharge Profile Editor allows the user to modify the profile name and description The four text entry boxes on the left hand side of the form allow the user to specify the amount of time the system spends in each power mode On the right hand side the user may specify the supply current of the system in each power mode Since supply current is typically dependent on supply
32. the sleep mode current using the setting on my multimeter Why am no longer able to connect to the IDE When most multimeters are placed in uA mode a large resistance is placed in series with the power supply This current limiting resistor prevents the MCU from starting up To measure current during startup make sure that the multimeter is configured to its mA setting Alternatively a shorting block can be placed on J17 to ensure that the multimeter does not limit current during startup 4 Where can find a schematic of the C8051F912 Target Board A target board schematic can be found in the C8051F912 DK User s Guide which is available on the Development Tools CD and is installed in the following folder by default C SiLabs MCU Documentation UsersGuides 5 Which power LED should use to determine if the MCU is powered The VDD DC LED DS5 should be used to determine if the MCU is powered If you have applied power to the board but the VDD DC LED is not turning on check the following a Verify that the correct power source J10 J11 is selected b Verify that J17 has a shorting block Verify that SW5 is in the ON position d Verify that J5 has a shorting block installed Rev 0 2 19 SILICON LABS 8051 91 90 6 What do to reduce active supply current Below are some suggestions for reducing the active supply current a Clear all wake up sources in the PCUOC
33. tion code 8 Copy the License ID Code LIC from the email 9 Paste the LIC into the New License ID Code LIC text box at the bottom of the License Management window in p Vision4 10 Press the Add LIC button The window should now list the PK51 Prof Developers Kit for Silabs as a licensed product 11 Click the Close button 4 4 CP210x USB to UART VCP Driver Installation The MCU Card includes a Silicon Labs CP210x USB to UART Bridge Controller Device drivers for the CP210x need to be installed before the PC software can communicate with the MCU through the UART interface Use the drivers included CD ROM or download the latest drivers from the website www silabs com interface software 1 If using the CD ROM the CP210x Drivers option will launch the appropriate driver installer If downloading the driver package from the website unzip the files to a location and run the appropriate installer for the system x86 or x64 2 Accept the license agreement and follow the steps to install the driver on the system The installer will let you know when your system is up to date The driver files included in this installation have been certified by Microsoft 3 To complete the installation process connect the included USB cable between the host computer and the COM PORT USB connector J5 on the MCU Card Windows will automatically finish the driver installation Information windows will pop up from the taskbar to show the installation progres
34. voltage the discharge profile editor provides two columns for supply current The V2 and V1 voltages at the top of the two columns specify the voltages at which the current measurements were taken The Battery Life Estimator creates a linear approximation based on the input data and is able to feed the simulation engine with an approximate supply current demand for every input voltage The minimum system operating voltage input field allows the system operating time to stop increasing when the simulated battery voltage drops below a certain threshold This is primarily to allow operating time estimates for systems that cannot operate down to 1 8 V which is the voltage of two fully drained single cell batteries placed in series oO 8 Rev 0 2 e a SILICON LABS C8051F91x 90x The wakeup frequency box calculates the period of a single iteration through the four power modes and displays the system wake up frequency This is typically the sample rate in low power analog sensors Once the battery type and discharge profile is specified the user can click the Simulate button to start a new simulation The simulation engine calculates the estimated battery life when using one single cell battery two single cell batteries in series and two single cell batteries in parallel Figure 7 shows the simulation output window Simulation Results Average Current Fully Charged Battery Estimated System Operating Time Legend Outpu
Download Pdf Manuals
Related Search