Home

Transcend JetRam 512MB DDR2-800 CL5

1. Pin Pin Pin Pin Pin Pin Pin Pin Pin Pin Pin No Name No Name No Name No Name No Name No Name 01 VREF 41 VSS 81 DQ33 121 VSS 161 CB4 201 VSS 02 VSS 42 CBO 82 VSS 122 DQ4 162 CB5 202 DM4 03 DQO 43 CB1 83 DQS4 123 DQ5 163 VSS 203 NC 04 DQI 44 VSS 84 DQS4 124 VSS 164 DM8 204 VSS 05 VSS 45 DQS8 85 VSS 125 DMO 165 NC 205 DQ38 06 DQSO 46 DQS8 86 DQ34 126 NC 166 VSS 206 DQ39 07 DQSO 47 VSS 87 DQ35 127 VSS 167 CB6 207 VSS 08 VSS 48 CB2 88 VSS 128 DQ6 168 CB7 208 DQ44 09 DQ2 49 CB3 89 DQ40 129 DQ7 169 VSS 209 DQ45 10 DQ3 50 VSS 90 DQ41 130 VSS 170 VDDQ 210 VSS 11 VSS 51 VDDQ 91 VSS 131 DQ12 171 CKE1 211 DM5 12 DQ8 52 CKEO 92 DQS5 132 DQ13 172 VDD 212 NC 13 DQ9 53 VDD 93 DQS5 133 VSS 173 NC 213 VSS 14 VSS 54 NC 94 VSS 134 DM1 174 NC 214 DQ46 15 DQS1 55 NC 95 DQ42 135 NC 175 VDDQ 215 DQ47 16 DQS1 56 VDDQ 96 DQ43 136 VSS 176 A12 216 VSS 17 VSS 57 A11 97 VSS 137 CK1 177 A9 217 DQ52 18 NC 58 A7 98 DQ48 138 CK1 178 VDD 218 DQ53 19 NC 59 VDD 99 DQ49 139 VSS 179 A8 219 VSS 20 VSS 60 A5 100 VSS 140 DQ14 180 A6 220 CK2 21 DQ10 61 A4 101 SA2 141 DQ15 181 VDDQ 221 CK2 22 DQ11 62 VDDQ 102 NC 142 VSS 182 A3 222 VSS 23 VSS 63 A2 103 VSS 143 DQ20 183 Al 223 DM6 24 DQ16 64 VDD 104 DQS6 144 DQ21 184 VDD 224 NC 25 DQ17 65 VSS 105 DQS6 145 VSS 185 CKO 225 VSS 26 VSS 66 VSS 106 VSS 146 DM2 186 CKO 226 DQ54 27 DQS2 67 VDD 107 DQ50 147 NC 187 VDD 227 DQ55 28 DQS2 68 NC 108 DQ51 148 VSS 188 AO 228 VSS 29 VSS 69 VDD 109 VSS 149 DQ22 189 VDD 229 DQ60 30 DQ18 70
2. 240PIN DDR2 800 Unbuffered DIMM JM800Q LJ 51 2M 512MB With 64Mx8 CL5 Description Placement The JM800QLJ 512M is a 64M x 64bits DDR2 800 Unbuffered DIMM The JM800QLJ 512M consists of 8 pcs 64Mx8bits DDR2 SDRAMs in 60 ball FBGA packages and a 2048 bits serial EEPROM on a 240 pin printed circuit board The JM800QLJ 512M is a Dual In Line Memory Module and is intended for mounting into g 3 240 pin edge connector sockets Synchronous design allows precise cycle control with the SS E use of system clock Data I O transactions are possible on both edges of DQS Range of operation frequencies go jf A programmable latencies allow the same device to be useful for a variety of high bandwidth high performance memory system applications Features e RoHS compliant products e JEDEC standard 1 8V 0 1V Power supply WL UL SAAN AAA AAA AAA N TONIC O gt gt 4 G e VDDQ 1 8V 0 1V e Max clock Freq 400MHZ 800Mb S Pin Daa TI e Posted CAS Oe ig PE e Programmable CAS Latency 3 4 5 lt K gt e Programmable Additive Latency 0 1 2 3 and 4 lt e Write Latency WL Read Latency RL 1 e Burst Length 4 8 Interleave nibble sequential e Programmable sequential Interleave Burst Mode e Bi directional Differential Data Strobe Single ended PCB 09 2285 data strobe is an optional feature e Off Chip Driver OCD Impedance Adjustment e MRS cycle with address ke
3. A10 AP 110 DQ56 150 DQ23 190 BAI 230 DQ61 31 DQ19 71 BAO 111 DQ57 151 VSS 191 VDDQ 231 VSS 32 VSS 72 VDDQ 112 VSS 152 DQ28 192 RAS 232 DM7 33 DQ24 73 WE 113 DQS7 153 DQ29 193 CSO 233 NC 34 DQ25 74 CAS 114 DQS7 154 VSS 194 VDDQ 234 VSS 35 VSS 75 VDDQ 115 VSS 155 DM3 195 ODTO 235 DQ62 36 DQS3 76 CS1 116 DQ58 156 NC 196 A13 236 DQ63 37 DQS3 77 ODT1 117 DQ59 157 VSS 197 VDD 237 VSS 38 VSS 78 VDDQ 118 VSS 158 DQ30 198 VSS 238 VDDSPD 39 DQ26 79 VSS 119 SDA 159 DQ31 199 DQ36 239 SAO 40 DQ27 80 DQ32 120 SCL 160 VSS 200 DQ37 240 SA1 Transcend Information Inc 3
4. y programs e On Die Termination e Refresh and Self Refresh Average Refresh Period 7 8us at lower then TCASE 75 C e Serial presence detect with EEPROM Transcend Information Inc 1 JM800QLJ 512M 240PIN DDR2 800 Unbuffered DIMM 512MB With 64Mx8 CL5 Pin Identification Symbol Function A0 A13 BAO BA1 Address input DQ0 DQ63 Data Input Output DQS0 DQS7 Data strobe DQS0 DQS7 Differential Data strobe Dimensions Side Millimeters Inches 133 35 0 15 5 250 0 006 B 55 2 165 C 63 2 480 D 5 0 197 E 2 5 0 098 F 1 5 0 10 0 059 0 039 G 5 175 0 204 H 2 2 0 867 l 4 0 157 J 10 0 394 K 17 8 0 701 L 300 15 1 181 0 006 M 1 27 0 10 0 050 0 004 Refer Placement Transcend Information Inc CKO CKO CK1 CK1 Clock Input Ck2 CK2 CKEO Clock Enable Input ODTO On die termination control line CSO Chip Select Input RAS Row Address Strobe CAS Column Address Strobe WE Write Enable DM0 DM7 Data in Mask VDD 1 8 Voltage power supply 1 8 Voltage Power Supply for VDDQ DQS VREF Power Supply for Reference Serial EEPROM Positive Power VDDSPD Supply SA0 SA2 Address select for EEPROM SCL Serial PD Clock SDA Serial PD Add Data input output VSS Ground NC No Connection 240PIN DDR2 800 Unbuffered DIMM JM800Q LJ 51 2M 512MB With 64Mx8 CL5 Pinouts Pin

Transcend JetRam 512MB DDR2-800 CL5

Contents

Download Pdf Manuals

Related Search

Related Contents