Home

EDK2239 User Manual - Digi-Key

1. 6 USER INTERFACE te c gea reta d be d b ri nt 6 SERIAL INTERFACE Q teet rre redo dicenda aab eo e n ente d cn aii a starts 6 aha 7 MEMORY e esee te evt e ett ende a d edu ore nga 8 SRAM ACCESS TIMING 2 rti tr te rtt Pu tero sides edle ve td tp ba inet trn cR edat 8 LEDS ea aaa teta mto tdeo a eau dde een aa mui cS EE E 8 piu rre 9 JUMPER INKS ee ote be tete qtti iato taa led nd ama 9 USER MODE SETTINGS CJS ctt ctn tt a dt dte tt tdt ecd 10 EDICOPTIONS CA eset dante eee men ne dade dete dera 10 SERIAL PORT SEEECTION ctor ee macte mite ni 11 FLASH PROGRAMMING HEADER I nn tentent 11 BOOT CONTROL a eter erc eden t een etin te de ti te red dene 12 MICROCONTROLLER HEADER CONNECTIONS eene U U sn seta tensa sensato 13 HEADER th Dag teen 13 HEADER J2 d eet n dede i Dedi A t e saa 14 CODE DEVELOPMENT D 15 AMON e 15 2 START UP INSTRUCTIONS 2 1 INSTALLING THE EVALUATION DEVELOPMENT Kir EDK Please refer to the quick start guide provided for initial installation of the EDK A copy of the quick st
2. 6 5 3 EDK OPTIONS CJ4 The EDK options provide access to commonly used features of the EDK range These jumpers must be fitted at all times to ensure correct operation of the EDK Jumper Function Setting 1 2 Setting 2 3 Default 2 3 Source CJ 4 A Serial Receive Disables the RS232 receive signal to enable the use of the Flash Programming Header Enables the RS232 receive signal The Flash Programming Header must not be used in this state Disables the Flash write hardware Enables the Flash write hardware CJ 4 B E min protection protection Default 2 3 od The flash can be overwritten in The flash cannot be overwritten in User Mode User Mode CJ 4 C Chip select Connect CSn of the SRAM to PG3 Isolate and pull high CSn of the Default 2 3 Enable of the H8S 2239 SRAM CJ 4 D Not Fitted Not Used See section 5 5 TABLE 5 2 BOARD OPTION JUMPER SETTINGS DEFAULT SETTINGS IN BOLD The following table lists the connections to each jumper pin Pin Net Name Description 1 UVCC Microcontroller Supply Voltage 2 RXDISn Disable Flash Header functions Pulled low Enables RX232 3 No Connection No Connection 4 UVCC Microcontroller Supply Voltage 2 UPM CPLD Controlled option to set Flash Write FW Pulled low 6 No Connection No Connection 7 PG3 Port G3 of the H8S 2239 CS1 8 CSn Chip select of the SRAM and a 4K7 pull up
3. 9 No Connection No Connection 10 No Connection No Connection 11 No Connection No Connection 12 No Connection No Connection 10 5 4 SERIAL PORT SELECTION The programming serial port is connected to the RS232 connector by default This allows direct programming of the EDK using the supplied software tools A secondary serial port is available on the microcontroller and can be connected to the RS232 connector by changing some board option links The additional port option allows the user to write messages or connect to other devices via the serial port while programming support is provided by the Flash programming header The following surface mount zero ohm link settings are fitted by default and connect the RS232 header to the programming serial port of the microcontroller Zero ohm Default Function Microcontroller Link ID Port Pin CR20 Fitted Transmit data from EDK PAI CR23 Fitted Receive data to EDK PA2 CRI9 Not Fitted Alternate Transmit data from EDK P30 CR22 Not Fitted Alternate Receive data to EDK P31 TABLE 5 3 OPTION LINKS DEFAULT SETTINGS To enable the use of this alternate port the user must change the settings to those in the following table Zero ohm Default Function Microcontroller Link ID Port Pin CR20 Not Fitted Transmit data from EDK PAI CR23 Not Fitted Receive data to EDK PA2 CRI9 Fitted Alternate Transmit data from EDK P30 CR22 Fitted Al
4. LWR IRQ3 ADTR PF3 72 G 11 PF2 WAIT PF2 73 12 PFI BACK BUZZ PFI 74 13 PFO BREQ IRQ2 PFO 75 14 P30 TxDO DTxD 76 15 P31 RxDO DRxD 77 16 P32 SCK0 SDA 1 IRQ4 P32 78 17 P33 TxD1 SCL1 P33 79 18 P34 RxD1 SDA0 P34 80 19 P35 SCKl SCLO RQ P35 81 20 P36 P36 82 5 21 P77 TxD3 P77 83 22 P76 RxD3 P76 84 23 P75 TMO3 SCK3 P75 85 24 P74 TMO2 MRES P74 86 25 P73 TMOI TENDI C P73 87 26 P72 TMOO TENDO CS6 P72 88 57 27 P7I TMRD3 TMCD3 P71 89 28 P70 TMRIO1 TMCIO1 D P70 90 DREQ1 CS5 REQO CS4 29 PGO IRQ6 PGO 91 30 PG1 CS3 IRQ7 PGI 92 31 PG2 CS2 PG2 93 32 PG3 CSI PG3 94 33 PG4 CSO PG4 95 34 PEO DO PEO 96 35 PEI DI PEI 97 36 PE2 D2 PE2 98 37 PE3 D3 PE3 99 38 PE4 D4 PE4 100 39 5 05 5 1 40 PE6 D6 PE6 2 41 PE7 D7 PE7 3 42 D8 PDO PDO 4 43 D9 PDI PDI 5 44 D10 PD2 PD2 6 45 D11 PD3 PD3 7 46 D12 PD4 PD4 8 47 D13 PD5 5 9 48 D14 PD6 PD6 10 49 D15 PD7 PD7 11 50 CVCC NC12 12 14 7 CODE DEVELOPMENT 7 1 HMON 7 1 1 MODE SUPPORT The HMON library is built to support Advanced Expanded Mode only The Device supports Modes 6 and 7 7 1 2 BREAKPOINT SUPPORT The monitor utilises the PC Break Controller for code located in ROM allowing a single breakpoint to be set in the code Code located in RAM may have multiple breakpoints limited only by the size of the On Chip RAM 7 1 2 1 CODE LOCATED IN FLASH ROM Double clicking in the breakpoint column in the code sets the breakpoint Adding a further breakpoint elsewhere in the code removes the prev
5. approximately 500mS The states are split into two functions one for User mode and one for Boot mode The first state of each is used to hold the reset line active When the timer expires then the second state is used to hold the device in the selected mode and wait for an external control signal to either move back into the user reset state or into the boot reset state 5 6 2 STATE DIAGRAM Boot Mode Controller Positive Logic a Y a M CTS BootSw Res 2 Wait iting n KA X N 8 7 mL A Boot Boot N N p DITE Res al Reset Timer N P o a Res IRes 7 7 E Z Clocked Transitions IRes Reset y 27 UR Res usingNES55 gt 7 4 Al solid transition 4 lines 7 27 4 Reset Pa Z lt _ v eS 4 WPS BootSW ResSw CTS BootWaiting IRes J Ses A Ns E a FIGURE 5 2 CPLD STATE DIAGRAM 6 MICROCONTROLLER HEADER CONNECTIONS The following table lists the connections to each or the headers on the board 6 1 HEADER J1 J1 Pin Function EDK Symbol Device Pin Function EDK Symbol Device No pin No pin 1 STBY STBYn 61 2 VCC UVCC 62 3 RES RESn 59 4 NMI NMIn 60 5 OSC2 CON_OSC2 57 6 OSCI CO
6. N OSCI 58 7 55 8 MDI MDI 56 9 Vref CON Vref 53 10 AVCC CON AVCC 54 11 P41 AN1 P41 51 12 P40 AN0 P40 52 13 P43 AN3 P43 49 14 P42 AN2 P42 50 15 P45 AN5 P45 47 16 P44 AN4 P44 48 17 P47 AN7 P47 45 18 P46 AN6 P46 46 19 P97 DA1 P97 43 20 P96 DA0 P96 44 21 P17 TIOCB2 TCLKD P17 41 22 AVSS CON_AVSS 42 23 PIS TIOCBI TCLKC DRTS 39 24 P16 TIOCA2 IRQI P16 40 25 P13 TIOCDO TCLKB 37 26 P14 TIOCA1 IRQO DCTS 38 A23 27 PII TIOCBO DACKI ULED2 35 28 P12 TIOCCO TCLKA A P12 36 21 22 29 PA3 A19 SCK2 PSCK 33 30 P10 TIOCA0 DACKO A_ ULEDI 34 20 31 PA1 A17 TxD2 PTXD 31 32 PA2 A18 RxD2 PRXD 32 33 7 15 5 PB7 29 34 0 16 0 30 35 5 13 4 5 27 36 6 14 5 6 28 37 PB3 A11 TIOCD3 PB3 25 38 PB4 A12 TIOCA4 PB4 26 39 PB1 A9 TIOCB3 23 40 2 10 2 24 41 7 7 7 21 42 0 8 0 22 43 5 5 5 19 44 PC6 A6 PC6 20 45 PC3 A3 PC3 17 46 PC4 A4 PC4 18 47 1 15 48 2 2 2 16 49 0 PCO 13 50 VSS Ground 14 13 6 2 HEADER J2 J2 Pin Function EDK Symbol Device Pin Function EDK Symbol Device No pin No pin 1 XTAL CON_XTAL 63 2 VSS Ground 64 3 EXTAL CON_EXTAL 65 4 FWE FW 66 5 MD2 MD2 67 6 PF7 o PF7 68 7 PF6 AS PF6 69 8 PF5 RD 5 70 9 PF4 HWR PF4 71 10 PF3
7. Rate setting Rate 110 invalid invalid invalid invalid invalid invalid invalid 64 110 77 300 Jinvalid invalid invalid invalid invalid invalid 300 0 00 300 1200 invalid invalid 1200 0 00 1200 000 5 1200 2400 2400 0 00 2400 0 00 2400 000 2 2400 4800 4800 0 00 4800 0 00 15 4800 0 00 3600 9600 9600 0 00 9600 0 00 2 9600 0 00 invalid Invalid 19200 19200 0 00 19200 0 00 1 14400 25 00 invalid Invalid 38400 38400 0 00 38400 0 00 invalid invalid invalid invalid invalid 57600 57600 0 00 57600 0 00 invalid invalid invalid invalid invalid 115200 115200 0 00 115200 0 00 invalid invalid invalid invalid invalid 230400 230400 0 00 invalid invalid invalid invalid invalid invalid invalid 460800 460800 0 00 invalid invalid invalid invalid invalid invalid invalid TABLE 4 2 CRYSTAL FREQUENCIES FOR RS232 COMMUNICATION Note The device used to convert the RS232 serial information to logic signals for the microcontroller is limited to 120kBaud The rates above this level can only be utilised if the user provides direct logic level communications The user may replace the HC49 U surface mounted AT cut crystal with another of similar type within the operating frequency of the microcontroller device Please refer to the hardware manual for the microcontroller for the valid operating range Alternatively the user may fit an oscillator module or provide an external clock source When providing an oscillator module or external source it is highly reco
8. To our customers Old Company Name in Catalogs and Other Documents On April 1 2010 NEC Electronics Corporation merged with Renesas Technology Corporation and Renesas Electronics Corporation took over all the business of both companies Therefore although the old company name remains in this document it is a valid Renesas Electronics document We appreciate your understanding Renesas Electronics website http www renesas com April 1 2010 Renesas Electronics Corporation Issued by Renesas Electronics Corporation http www renesas com Send any inquiries to http www renesas com inquiry 2 NE S AS 8 10 11 12 Notice All information included in this document is current as of the date this document is issued Such information however is subject to change without any prior notice Before purchasing or using any Renesas Electronics products listed herein please confirm the latest product information with a Renesas Electronics sales office Also please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website Renesas Electronics does not assume any liability for infringement of patents copyrights or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document No license express implied or otherwise is g
9. amp User2 Boot FIGURE 3 2 EDK BLOCK DIAGRAM 4 EDK OPERATION 4 1 USER INTERFACE The EDK provides three buttons for influencing the operation of the board The purpose of each button is clearly marked next to it Refer to the board layout for positions Section 3 1 Reset Switch This button provides the microcontroller with a timed reset pulse of at least 250mS 2 BootSwitch This button toggles the operating mode of the microcontroller A complete description of this function is given in section 5 6 3 NMI Switch This button provides a de bounced signal to the microcontroller for each operation of the button There is no minimum or maximum activation time for this button 4 2 SERIAL INTERFACE The serial interface on the EDK board has several functions The serial port on the microcontroller directly supports three wire serial interfaces Options are provided on the board for the user to write handshaking routines using standard port pins Other board option links allow users to control the entry and exit from boot mode using the same handshaking signals Refer to section 5 for details on setting serial interface options 4 2 1 CONNECTOR PIN DEFINITIONS The EDK RS232 interface conforms to Data Communication Equipment DCE format allowing the use of 1 1 cables when connected to Data Terminal Equipment DTE such as an IBM PC The cable used to connect to the EDK will affect the available board
10. art guide and other information relating to this EDK at http www hmse com products edk support Installing the EDK requires power and serial connection to a host computer 2 2 SERIAL CONNECTION The serial communications cable for connecting the EDK to a host computer is supplied The serial cable has 1 1 connectivity Figure 2 1 shows how to connect the EDK to a PC or notebook computer equipped with a nine pin D connector HOST PC EDK lt 3 3 gt lt 2 2 gt 5 5 FIGURE 2 1 SERIAL CONNECTION PC NOTEBOOK WITH DB 9 CONNECTOR SUPPLIED 2 3 POWER SUPPLY The EDK hardware requires a power supply of 5V Since total power consumption can vary widely due to external connections port states and memory configuration use a power supply capable of providing at least 500mA at 5V DC 5 The design is specified for evaluation of the microcontroller and so does not include circuitry for supply filtering noise reduction under voltage protection over current protection or reversed polarity protection Caution should be used when selecting and using a power supply The power connector on the EDK is a 2 5mm Barrel connector The center pin is the positive connection OV 5 V FIGURE 2 2 POWER SUPPLY CONNECTION Caution Existing customers using E6000 products note that the polarity of this board is opposite to that for the E6000 Use of the E6000
11. but Renesas Electronics does not warrant that such information is error free Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein Renesas Electronics products are classified according to the following three quality grades Standard High Quality and Specific The recommended applications for each Renesas Electronics product depends on the product s quality grade as indicated below You must check the quality grade of each Renesas Electronics product before using it in a particular application You may not use any Renesas Electronics product for any application categorized as Specific without the prior written consent of Renesas Electronics Further you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as Specific or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is Standard unless otherwise expressly specified in a Renesas Electronics data sheets or data books etc Standard Computers off
12. ed to be moved it must be re compiled CUser_Vectors Pointer used by HMON to point to the start of user code H 00002000 4 This is at a fixed location and must not be moved for the Reset CPU and Go Reset commands to function 15 Memory Map H 00000000 H 00001000 H 00001119 H 00002000 H 00002003 H 00003000 H 00005615 H 0005F600 H 0005FE09 H 0005FFFF H 00200000 H 0027FFFF H OOFF7000 H OOFFBOOO H OOFFB20E H OOFFEDBO H OOFFEFAF H OOFFEFBF H OOFFF800 H OOFFFF40 H OOFFFF60 H OOFFFFCO H OOFFFFFF Vectors FDTInit CUser Vectors PHMON CHMON On Chip FLASH ROM FDTUserModeMicr oKernel when fitted On Chip RAM BHMON Stack Internal I O REGISTERS Internal I O REGISTERS On Chip RAM RESET Vector TRAP Vectors HW Break Vector SCI Vectors H 00000000 H 00000003 H 00000020 H 0000002F H 0000006C H 0000006F H 00000160 H 0000016B 16 7 1 5 BAUD RATE SETTING HMON has initially set to connect at 115200Baud Should the user wish to change this the value for the BRR in HMONserialconfiguser c will need to be changed and the project re built Please refer to the HMON User Manual for further information 7 1 6 INTERRUPT MASK SECTIONS HMON has an interrupt priority of 6 The serial port has an interrupt priority of 7 Modules using interru
13. ice equipment communications equipment test and measurement equipment audio and visual equipment home electronic appliances machine tools personal electronic equipment and industrial robots High Quality Transportation equipment automobiles trains ships etc traffic control systems anti disaster systems anti crime systems safety equipment and medical equipment not specifically designed for life support Specific Aircraft aerospace equipment submersible repeaters nuclear reactor control systems medical equipment or systems for life support e g artificial life support devices or systems surgical implantations or healthcare intervention e g excision etc and any other applications or purposes that pose a direct threat to human life You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics especially with respect to the maximum rating operating supply voltage range movement power voltage range heat radiation characteristics installation and other product characteristics Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges Although Renesas Electronics endeavors to improve the quality and reliability of its products semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions unde
14. ides a timed reset pulse to guarantee the reset of the device At the end of the rest pulse the processor will be placed in user mode and any code in the device will execute During user mode the NMI button can be pressed at any time This will provide a single de bounced NMI interrupt to the device Pressing the boot button will cause the boot mode controller to reset the device and during the reset period present the required mode settings to start the device in boot mode At the end of the reset period the boot mode settings will have been latched into the device which will then be ready to accept a boot mode connection via the RS232 interface or the flash programming header Pressing the boot button during a normal reset will not cause the EDK to enter boot mode The boot mode settings are fixed at mode 2 The required mode settings are made using a tri state capable buffer Note The boot control device is programmed to support all possible EDK products For this reason the reset pulse is over 500ms Repetitive activation of either the Boot or Reset buttons will restart the reset timer and extend the reset period Pressing the boot button within the 500mS period of a reset will not cause the board to enter boot mode 5 6 1 CPLD CODE The code is based upon a four state machine providing a guaranteed reset period which can be extended by holding the relevant control input in the active state When released the timer will extend the reset for
15. ions 1 This document may be wholly or partially subject to change without notice 2 All rights reserved No one is permitted to reproduce or duplicate in any form a part or this entire document without Hitachi Micro Systems Europe Limited s written permission Trademarks General All brand or product names used in this manual are trademarks or registered trademarks of their respective companies or organisations Specific Microsoft MS and MS DOS are registered trademarks and Windows and Windows NT are trademarks of Microsoft Corporation Document Information Product Code 0004183 11 Version 1 0 Date 20 11 2002 Copyright Hitachi Micro Systems Europe Ltd 1995 2002 All rights reserved Global http Awww hitachisemiconductor com Europe http Avww hmse com 2 1 2 2 2 3 3 1 4 1 4 2 4 3 4 4 4 5 4 6 5 1 5 2 5 3 5 4 5 5 5 6 6 1 6 2 7 1 7 2 TABLE OF CONTENTS TABLE OF CONTENTS je G 3 START UP dte res 4 INSTALLING THE EVALUATION DEVELOPMENT KIT 4 L ettet mme et erue caia mutet re eed ut de edad 4 POWER SUPP Y atteint eet me tatit idt aig eed ote ent 4 EDK BOARD LAYOUT MED 5 EDICBEOCK DIAGRAM deter er e Ui wa rc a AE rete c e EP pen 5 Nslw ome E
16. ious one 7 1 2 2 CODE LOCATED RAM Double clicking in the breakpoint column in the code sets the breakpoint Breakpoints will remain unless they are double clicked to remove them 7 1 3 HMON CODE SIZE HMON is built along with the debug code Certain elements of the HMON code must remain at a fixed location in memory The following table details the HMON components and their size and location in memory For more information refer to the map file when building code Section Description Start Location Size H bytes RESET VECTOR HMON Reset Vector Vector 0 H 000000000 4 Required for Startup of HMON TRAP VECTORS Trap Vectors Vector 8 9 10 11 H 00000020 10 Required by HMON to create Trap Breakpoints in RAM HW BREAK VECTORS HMON Break Controller Vector 27 H 0000006C 4 Required by HMON to create Breakpoints in ROM SCI VECTORS HMON Serial Port Vectors Vector 88 89 90 H 00000160 C Used by HMON when EDK is configured to connect to the default serial port PHMON HMON Code H 00003000 24CE CHMON HMON Constant Data H 000054CE 148 BHMON HMON Uninitialised data H 00FFB000 20F FDTInit FDT User Mode Kernel H 00001000 This is at a fixed location and must not be moved Should kernel need to be moved it must be re compiled FDTUserModeMicroKernel FDT User Mode Kernel 0005 600 80 This is at a fixed location and must not be moved Should the kernel ne
17. iven below with recommended values for the EDK Register Address Recommended Function Setting for EDK ABWCR FFFEDO H FD Enables 16 bit access to area 1 ASTCR FFFEDI H FF 3 State access WCRH FFFED2 H FF 3 Wait state access WCRL FFFED3 H FF 3 Wait state access PFCR FFFDEB H 09 Enables A16 to A8 used when SCI2 is used PFCR FFFDEB H 0B Enables A18 to A8 used when SCI2 is not used TABLE 4 5 SRAM ACCESS CONTROL REGISTERS Please refer to the hardware manual for the microcontroller for more information on these register settings 4 6 LEDs The EDK has four red LEDs The function of each LED is clearly marked on the silk screen of the PCB Please refer to the board layout diagram for position information Section 3 When the board is connected to a power source the Power PWR led will illuminate The Boot mode indication LED will illuminate when the microcontroller has been placed into Boot mode Please see section 2 for more details of this function There are two LEDs dedicated for user control these are marked USR1 and USR2 Each LED will illuminate when the port pin is in a logical high state The user LEDs are connected to the following ports LED Port Microcontroller Pin Functions on Port Pin Identifier Pin Pin USRI P10 34 P10 TIOCA0 DACK0n A20 USR2 Pll 35 P11TIOCB DACK1 A21 TABLE 4 6 LED PORT CONNECTIONS 5 BOARD OPTIONS The EDK has a number of configu
18. mmended that the load capacitors for the AT crystal are removed from the PCB These are physically placed within the PCB outline of the oscillator module for easy location and to ensure they are removed when using this option When changing the crystal frequency the pre loaded debugging monitor will not function In this situation the user is responsible for providing code to evaluate the device away from the default operating speed 4 2 3 REMOVABLE COMPONENT INFORMATION This information is provided to allow the replacement of components removed from the board as described in section 4 2 2 Component Cet Ref Value Rating Manufacturer Load Resistor X2 R8 0805 190 Welwyn WCR Series Load Resistor X3 R7 0805 190 Welwyn WCR Series Load capacitors X2 C1 C2 22pF 0603 10 25 AVX 0603 3 A 220 Load capacitors X3 C3 C4 15 0603 10 25V AVX 0603 3 A 150 TABLE 4 3 REMOVABLE COMPONENT INFORMATION Care must be taken not to damage the tracking around these components Only use soldering equipment designed for surface mount assembly and rework 4 3 SRAM Provision has been made for a 4MBit SRAM device on the board allowing 256kx16 operation Please refer to the schematic for details of the components to be fitted for external SRAM functionality SCI2 used as the default serial port for the EDK shares the upper two address lines A17 amp A18 These may be isolated from
19. nd CR13 must not be fitted If CR16 and CR13 are fitted CR12 and must not be fitted 5 5 FLASH PROGRAMMING HEADER The Flash Programming header is used with the Hitachi Flash Debug Board FDB The FDB is a USB based programming tool for control and programming of Hitachi microcontrollers available separately from Hitachi This header provides direct access for the FDB to control the EDK microcontroller To utilise this header the user must make the following changes to the board configuration 1 Disable the RX232 signal from the RS232 transceiver Jumper link CJ4 A is provided for this purpose Please refer to section5 3 2 Disable User Program Mode using jumper CJ4 B Please refer to section5 3 Caution Do not operate the board with the user mode jumpers removed and the FDB disconnected as the microcontroller mode pins will float to an indeterminate state This may damage the microcontroller device 5 6 Boot CONTROL The method for placing the microcontroller device in to Boot mode for reprogramming has been incorporated into a complex programmable logic device CPLD This is not necessary for most user designs but allows a measure of increased flexibility for the EDK designs Mode transitions including boot mode transitions only require the reset to be held active while the mode settings are presented On releasing reset the microcontroller will be in the required mode The logic design detects a power up event and prov
20. ocessor Switch Switch D o gt B DCTS E DRTS 4 oj SRAM y o 9 Way o mo TU 3 O mp2 4 5 N D Type o O o Umm ci 2 i CJ4 NOS cj NOB qm N T T T 3 6 9 10 12 1 I 12 3 12 3 1 2 3 1 2 3 Jumper Jumper Jumper Jumper A fe Be cou D 1 2 3 1 2 3 1 123 123 FIGURE 5 1 JUMPER CONFIGURATION The following tables define each jumper and its settings 5 2 USER MODE SETTINGS CJ5 CJ5 is used to set the operating mode of the microcontroller These jumpers must be fitted at all times to ensure correct operation of the EDK Jumper Function Setting 1 2 Setting 2 3 CJ 5 A Default 2 3 User Mode Setting Bit 0 pulled High pulled Low CJ 5 B Default 1 2 User Mode Setting Bit 1 MDI pulled High MDI pulled Low CJ 5 Default 2 3 User Mode Setting Bit 2 MD2 pulled High MD2 pulled Low eren User Mode Setting Bit 3 MD3 pulled High MD3 pulled Low Default 1 2 pulled mig TABLE 5 1 USER MODE JUMPER SETTINGS DEFAULT SETTINGS IN BOLD The default settings indicated in bold text place the microcontroller into Mode
21. options A fully wired cable can allow handshaking between the microcontroller and the host PC subject to setting the board options and the availability of suitable host software Handshaking is not supported as standard on the microcontroller so for normal use a minimal three wire cable can be used The minimum connections are unshaded in the following table EDK DB9 Signal Host DB9 Connector Pin Connector Pin No Connection EDK Tx Host Rx EDK Rx Host Tx No Connection Ground No Connection EDK CTS Host RTS EDK RTS Host CTS No Connection A WO CO NID MN BY WwW boy TABLE 4 1 RS232 INTERFACE CONNECTIONS These are not connected on the EDK by default See section 5 4 for more details i e 95 o o o o je 09 amp Oo FIGURE 4 1 EDK SERIAL PORT PIN NUMBERING 4 2 2 CRYSTAL CHOICE The operating crystal frequency has been chosen to support the fastest operation with the fastest serial operating speeds The value of the crystal is 14 745MHz The following table shows the baud rates and Baud Rate Register BRR setting required for each communication rate using the above default operating speed It also confirms the resultant baud rate and the bit error rate that can be expected Setting BRR Actual ERR BRR Actual ERR BRR Actual ERR BRR Actual ERR Baud setting Rate setting Rate setting
22. power supply with this board will damage both board and power supply 3 EDK LAYOUT The diagram shows a general layout of the EDK board NMI Switch 5 BOOT LED Power LED Ej User LED User2LED RESET Switch 9 Way D Type INE 3 1 O MD4 FLASH J1 000000000000000000000000000000000000 Programming 5y 000000000000000000000000000000000000 O 3V3 O UVcc O GND Testpoints O O RESn o Fw O 9 O ULED1 ULED2 ol PTXD PRXD O RX232 x O DTXD x BOOT o DRXD o Microprocessor B o DCTS O DRTS HB SRAM 5 9 Jo ol mp2 o CSn J2 000000000000000000000000000000000000 000000000000000000000000000000000000 FIGURE 3 1 EDK BOARD LAYOUT EDK BLock DIAGRAM The diagram shows the connectivity of the components on the EDK board L L L 5V PSU Reset Boot NMI switches 5V Supply Control Logic amp 3V3 Regulator EDK specific A et RS232 t SRAM Programming amp Comms 07777777 Microprocessor LEDs User1 Power amp
23. pts should be set to lower than this value 6 or below so that serial communications and debugging capability is maintained 7 2 ADDITIONAL INFORMATION For details on how to use Hitachi Embedded Workshop HEW with HMON refer to the HEW manual available on the CD or from the web site For information about the H8S 2239 series microcontrollers refer to the H8S 2239 Series Hardware Manual For information about the H8S 2239 assembly language refer to the H8S Series Programming Manual Further information available for this product can be found on the HMSE web site at http www hmse com products support htm General information on Hitachi Microcontrollers can be found at the following URLs Global www hitachisemiconductor com Europe www hmse com
24. r certain use conditions Further Renesas Electronics products are not subject to radiation resistance design Please be sure to implement safety measures to guard them against the possibility of physical injury and injury or damage caused by fire in the event of the failure of a Renesas Electronics product such as safety design for hardware and software including but not limited to redundancy fire control and malfunction prevention appropriate treatment for aging degradation or any other appropriate measures Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances including without limitation the EU RoHS Directive Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations This document may not be reproduced or duplicated in any form in whole or in part without prior written consent of Renesas Electronics Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Elec
25. ranted hereby under any patents copyrights or other intellectual property rights of Renesas Electronics or others You should not alter modify copy or otherwise misappropriate any Renesas Electronics product whether in whole or in part Descriptions of circuits software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples You are fully responsible for the incorporation of these circuits software and information in the design of your equipment Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information When exporting the products or technology described in this document you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military including but not limited to the development of weapons of mass destruction Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture use or sale is prohibited under any applicable domestic or foreign laws or regulations Renesas Electronics has used reasonable care in preparing the information included in this document
26. ration settings set by jumpers CJ4 A B C D CJ5 A B C D and zero ohm links Common EDK functions can be set using the jumpers as described in sections 5 3 and 5 2 The additional zero ohm links provide additional features that may be required to interface with other systems All the Jumper link settings are three pin options There are four sets of options on each header The headers are numbered from 1 to 12 with pin 1 marked on the PCB by an arrow pointing to the pin The diagram below shows the numbering of these jumper links and indicates jumpers fitted 1 2 for each three pin jumper 5 1 JUMPER LINKS MD4 FLASH 9 NKIEEEFEEEFEFEFEFEFEFEFEFEEEEEEEEFEEEEEEEEDP Programming s Power 3v3 O UVcc GND o RESn NMI Switch EEUU ws ULEDI 8 c BOOT LED sd Power LED 1 9 PEN User1 LED PRXD nm 5 po x HITACHI 3 A 5 gt ms DRXD gt Micropr
27. ternate Receive data to EDK P31 TABLE 5 4 OPTION LINKS ALTERNATE SERIAL PORT The user may implement a handshaking protocol on the EDK This is not supported with the software tools supplied To support this option two spare port pins have been allocated on the microcontroller Using these port pins the CTS and RTS lines of the host serial interface can be controlled The user may also control the operation of the board via the same handshaking lines This is not supported with the software tools supplied but may be written by the user Using the CTS line the user may simulate pressing the boot button see section 5 6 This will cause the EDK to swap into and out of Boot mode on each low level activation of CTS Feedback of the current mode is provided on the RTS line A high level indicates boot mode and a low level indicates user mode The following settings are made by default and ensure that there are no conflicts on unnecessary microcontroller pins Zero ohm Default Function Microcontroller Link ID Port Pin 12 Not Fitted Mode State out from EDK N A From CPLD CR7 Not Fitted Change Mode request to EDK N A From CPLD CRI6 Not Fitted Alternate RTS232 Ready to send from EDK P15 CR13 Not Fitted Alternate CTS232 Clear to send to EDK P14 TABLE 5 5 OPTION LINKS SERIAL PORT CONTROL See section 5 6 Note These setting pairs are exclusive If CR12 and are fitted CR16 a
28. the SRAM by not fitting OR links R20 amp R23 and pulling up the address lines on the SRAM using 4K7 resistors R21 amp R22 This allows for a 64k x 16 configuration Alternatively the device may be programmed using SCI2 but configured to use the debug serial port SCIO as detailed in section 5 4 for access to the full address range 256k x 16 The SRAM when fitted is connected to Chip Select 1 CS1 which can address the range H200000 H27FFFF The usable address range without modifying the board jumpers mentioned is H 200000 H 21FFFF 4 4 MEMORY Table 4 4 illustrates the EDK memory map for mode 6 Section Start Section Allocation Section End H 0000 0000 On Chip ROM H 0005 FFFF H 0006 0000 RESERVED H 001F FFFF H 0020 0000 SRAM A1 A18 Area 1 controlled by CS1 H 0027 FFFF H 0028 0000 RESERVED 6FFF 7000 On Chip RAM EFBF EFCO RESERVED H FFFF F7FF H FFFF F800 Internal I O Registers H FFFF FF3F H FFFF FF40 RESERVED H FFFF FF5F H FFFF FF60 Internal I O Registers H FFFF FFBF H FFFF On Chip RAM H FFFF FFFF TABLE 4 4 MEMORY MAP DEFAULT MODE 2 4 5 SRAM ACCESS TIMING External access timing is defined by several registers allowing different types of devices to be addressed The registers for the selection of wait states and signal extensions are g
29. tronics products or if you have any other inquiries Note 1 Renesas Electronics as used in this document means Renesas Electronics Corporation and also includes its majority owned subsidiaries Note 2 Renesas Electronics product s means any product developed or manufactured by or for Renesas Electronics To all our customers Regarding the change of names mentioned in the document such as Hitachi Electric and Hitachi XX to Renesas Technology Corp The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003 These operations include microcomputer logic analog and discrete devices and memory chips other than DRAMs flash memory SRAMs etc Accordingly although Hitachi Hitachi Ltd Hitachi Semiconductors and other Hitachi brand names are mentioned in the document these names have in fact all been changed to Renesas Technology Corp Thank you for your understanding Except for our corporate trademark logo and corporate statement no changes whatsoever have been made to the contents of the document and these changes do not constitute any alteration to the contents of the document itself Renesas Technology Home Page http www renesas com Renesas Technology Corp Customer Support Dept April 1 2003 24 N SAS Renesas Technology Corp EDK2239 USER MANUAL FOR 85 2239 ON CHIP FLASH MICROCONTROLLER Preface Caut

EDK2239 User Manual - Digi-Key

Contents

Download Pdf Manuals

Related Search

Related Contents