Home

取扱説明書 - VERA

image

Contents

1. V1 0 01 04730 V1 1 02 06 25 1 2 2 2 1 DCCTL 2
2. EC
3. 1 3 3 3 X 1 2 2 Z 3 1 3 3 3 2 2 1 2 1 1 XF 3 3 5 10 AC100V 10 220V 10 50 60Hz 1 kW 3 10 40C 3 0 9 0 UL 3 5 4 00 01 10 11 6 3 1 PPS bit VIb1 Standard Interface 3 2MHz 3 2 2bit 1 2Gbps 32MHz 1PPS 1 500nsec QDATA VALTD
4. LCD SET 1 STATUS CLK1 0 1 CLK STATUS CLK2 0 2 CLK STATUS CLK3 0 3 CLK
5. STATUS TMP STATUS FAN F AN STATUS ALM L I NK 3 2 1 3 2 2
6. DCOUT 3 DC DCOUT 4 DC ACTN AC AC AC 23 3 4 1 1 3 3 4 3 4 1 DCC L LED SW DCCTL LED 3 4 1 DCCTL 48V 48V TA SV EN 5V 5 V 5V
7. 1 0 14 2 002 3 1 1 14 2002 9 02 A074b 1 8 1 1 8 1 2 8 1 3 11 2 11 2 1 11 2 2 12 2 2 1 12 2 2 2 12 2 2 2 1 13 3 14 3 1 14 3 1 1 14 3 1 2 17 3 2 19 3 2 1 19 3 2 2 21 3 3 23
8. 3 3V 3 3 3 3V V TMP STSO0O 6 0 6 0 C ly STS1 BSE S TS 2 E hernet E herne Ethernet Et thernet ST S 3 SS DIPSW BIT 3 ON OFF ON ON Reserve 1 Reserve 1 SDRAM TST OFF RSDWLD SCIF RSDWLD SCI Hard TP APL FLSH CF Reserve A1 BIT1 2 ALL OFF 25 CF BIT
9. DCCTL 12 2 2 2 1 2 2 2 1 ap1 mot S FORMAT RESET SDRAM dlyal1 hex FPGA DCDLYPKG FPGA intel hex RESET DCDLYPKG FPGA ipadr txt ITP 1
10. LC D LCD FN 14 0 9 SET L CD CLK CLK STATUS TMP
11. UTC ID ID 3 3 1 3 1 1 3 1 1 3 1 1 3 1 1 RESET DTSP LCD LCD LCD
12. QDATA ITRTG B LVDS MDR80 X 2 MSB L S B 3 2 2 MDR14 x 1 3 1 0 MAC 48 16 1Gsps 2bjt x3 1Gsps 2bit X5 2 b it 2 5 6 1Gsps 6000km 70kHz 3 1uS S 2 2 GHz 1 1 VALID Ethernet 10 100Base TX 1 6MB 24
13. DISP DISP 2 MSB MSB LSB DATAFMT 512M 2B 1 wi TIMSEL 1 gt gt JRIG QDATA QDATA BDSEL 01 01 01 1 gt gt 01 01 01 TIMSEL IRIG QDATA QDATA Dr WT gt CLKSEL MSB MSB MSB L 4 2 4 LCD 43 4 2 5 LCD DISP 3 7 INO1 100 0 000 0 000 0 000 0 gt INOZ 100 0 000 0 000 0 000 0 IN03 100 0 000 0 000 0 000 0 IN03 100 0 000 0 000 0 000 0 1 INO2 100 0 000 0 000 0 000 0 1 000 0 000 0 INO1 100 0 000 0 DTgp 4 2 5 LCD 44 4 2 6
14. 000 000 000 000 20 DATAFMT 512M 28 1 CORMODE CROSS NO MORE OLD COMMAND _ STATUS 1 00000000 FAN TEMPO xx TEMPO 29 TEMP1 xx TEMP1 30 4 1 2 LCD POWER ON J DISP DISP 1 DATAFNT 512M 2B 1 DISP DISP ua CORMODE tk CROSS DISP ST YYYYDDDHHMMSS ET YYYYDDDHHMMSS DISP CORSTART FDISP LCD
15. ET YYYYDDDHHMMSS CORSTART SYC CLK 1PPS clk 1PPS CLK X 1PPS X TVR TVR TVRSTRT SET UTC UTC X YYYYDDDHHMMSS Y YYYYDDDHHMMSS bit MAC MAC 11 ddd d 10 ddd d X 00 ddd d 01 ddd d MACADR 00 08 9C 00 00 X IP IP IPADR 192 168 100 003 PORT 60000 60001 SUBNET MASK 255 255 255 000 GATEMAY
16. 4 2 7 4 4 2 8 Ethernet 4 2 8 5 4 2 9 1 6 4 2 MDR14pin IRIG B 2 6 8 MDR14pin 6 1 LCD TVR TVG 2 LCD 02 07 01 LCD TVRSTRT TVRSTOP 4 1 1 4 1 3 4 4 1 4 02 08 05 1 1 1 1 3 3 5 10 2 1Gsps 2 bit CLK 3 2 bi 4 2 5 6 5 a 6 1 G s ps 6 0 0 0 km 7 7 0kHz
17. 6 1 V S 1Gsps 2b 1t 32MHz 64 CLK 32MHz 1 PPS 1CLK 500nS VALID LVDS MDR 80 x 2 1 LSBx1 MSBX1 2 bi TP VSI H CN1 6 2 QDATA ADS1000 LVDS 115 2Kbps 1bit 1bit 8bit 6 2 1 QDATA A VSI ID SPF CLK SPB Test Patter h VP1 53 VSI ID 000
18. 3 2 2 3 2 2 3 4 3 2 2 LAN RJ 4 5 DCTIN DC48V RS 232C RS 232C D SUB9pin I IRIG IN1 IN3 MDR14pin MDR14pin IN1 3 Lj MDR8Op1in LSB MDR8B0pin TIN1 3 Mi MDR80pin MSB MDR80pin OUT1 lt 3 MDR8Opin MD R80pin 21 3 2 2 3 3
19. 3 19 JIS 1 1600mm 5 19 JIS 2 1600mm 2 2 2 2 1 4 LCD LED 7 SEG 4 2 2 2 LAN 2 2 2
20. A NS Ca ES RN EA Na A Id a 1
21. 4 2 11 LCD 90 4 2 12 LCD SET LCD POWER ON SET SET TVR TVG DISP SET SET 4 2 9 51 5 3 3 5 VI18 VSIL VSIN SIL DS 00 MI MD86pin Cable MORI4pin Cable LAW Cable CORR1 MT 90I 1 gt INILSB 00TI 2 lt lt INIGII e0TI 1 N gt 0TI 4 IN2MSB or 1M2t58 oI 3 CORR2 IHG1M JA 00T 3 1K3NS8 0012 4 7W3L58 013 1 imiefW HT 7 ps CORR3 DCOUTY2 DCOUT3 DCOUT4 5 3 3 52 6
22. LCD OKI FanOut UNIT Ver 1 0 DATAFMT 512M 2B 1 01 02 03 BDSEL 01 01 01 01 02 03 TIMSEL QDATA QDATA QDATA CLK CLK 01 02 03 CLKSEL MSB MSB MSB 1PPS 1PPS 01 02 03 1PPS DRPM DRPM DRPM HH HL LL LH INO1 100 0 000 0 000 0 000 0
23. TMO1 2008001020304 2002001020304 THO2 2002001020304 2002001020304 gt I 2002001020304 2002001020304 1 THO3 2002001020304 2002001020304 TMO2 2002001020304 1 2002001020304 1 TMO1 2002001020304 20020010Z0304 DISP PT 4 2 8 LCD 47 4 2 9 LCD DISP 7 STS N XXXXXXXX STS L XXXXXXXX SET SET 1 STATUS L STS N XXXXXXXX STS L XXXXXXXX 4 2 7 N L OR STATUS 1 48 4 2 10 Ethernet LCD DI
24. 3 3 3 3 1 3 3 1 POWE R 8 W 48V 4 8 V 4 8 V 12V 1 2 V 1 2V FANALM F AN F AN 3 3 2 3 3 2 DCOUT 1 DC DCOUT 2 DC
25. 37 4 1 5 38 4 2 L CD 39 4 2 1 L CD 39 4 2 2 DL CDOD DISP LCD 41 4 2 3 160 KW00 7 42 4 2 4 LCD 43 4 2 5 LCD 44 4 2 6 TVR LCD 45 4 2 7 TVG LCD 46 4 2 8 LCD 47 4 2 9 LCD 48 4 2 10 Ethernet LCD 9 49 4 2 11 LCD 50 4 2 12 DL CD SET LCD 51 52 53 DA 53 2 SSSR SR Eh 2 53 6 2 1 QDAT A 53 6 ERR Do Ro EEE EE EE
26. RS 232C D SUB9pin GPTIB GP T B 57GE 20240 751D35 DCTIN 48VDC DCOUT F AN F AN 3 1 2 18 3 2 3 2 1 3 2 1 3 2 1 3 2 1 R E S ET D 1I SP LCD LCD
27. XXX XXX XXX XXX xxx 0255 10 192 168 1 175 192 168 1 102 macadr txt MAC 1 XX X XX X XX xx 00 lt FF 16 00 12 34 56 78 9A 01 23 45 67 89 AB portct1 txt 1 XXXXX xxxxx 0 65535 10 60000 60000 portcor txt 1 XXXXX xxxxx 0 6553
28. 8 1 9 VIbi Standard Interface 10 Ethernet 10 100BASE TX 1 2 4MHz 1 2 1 1 2 2 1 2 1 3 4 FAN 3 FAN 3 1 2221 3 1 MDRBO 2 2 2 2 1 6 AC100 or 220V 1 2 1 1 2 2 10 1 3
29. HH HL LL LH IRIG QDATA IRIG QDATA TM01 2002001020304 2002001020305 20 NO MORE OLD COMMAND TIMSEL 01 IRIG BDSEL 01 01 STS N XXXXXXXX STS L XXXXXXXX N L OR MACADR _100 08 9C 00 00 14 IP 1P IPADR 39 TVGSTRT 192 168 100 003 PORT 60000
30. Y YYYYDDDHHMMSS TVB STATUS 00000000 71 4 1 3 5 36 4 1 4 LCD Displa7 8jslem Initialiring LRO AL LBD AU DED ALL 1 1 LED TEST LBD TEST STABT NN JEL1LT CC CLIC LED TEST RAD SEG ALL 0 1SEG ALL 5 75B6 ALL 1SBG ALLF 1 1 1 1 0000000000000 9655655655955 1 AAAAAAAAAAAAA 1SEG AlL SEG TEST TSEG TEST START FPPFPPPFFWPFP 18EG 18 18E6 TEST ERD 1 6665885688686 7 7271 77 27 1 SYSTEM FILE CHECE apl mot xXXXXX amp X BY gl dlyall hex XXXXXXxXIByte 771 i
31. CLK X 1PPS X CLK 1PPS DISP DISP IP 255 255 255 255 PORT 600001 60000 PY V2 PORT DISP DISP ly SUBNET MASK 255 255 255 255 SUB NET MASK DISP DISP ney GATEWAY 000 000 000 000 DISP DISP MACADR MAC YN V2 00 08 0C 00 00 XX OKI CORR UNIT Ver 1 0 DISP 4 1 2 DISP 31 4 1 3 LCD FN LCD 4 1 3 1 FN 1 20 NO MORE OLD COMMAND 1 7f INIT CORMODE CROSS INIT 1 STAT1ONX 1234 567 ATAEJMT 512M 2B 1 1 DATAFMT 512M 2B 1 1 ATAFMT 512M 2B 1 CORMODE CROSS CORMODE CROSS lt lt 7 1 INIT
32. DATAFMT 512M 2B 1 lt 4 1 3 1 32 4 1 3 2 BIT FN 2 Y 1 11 ddd d 00 ddd d 10 ddd dY 01 ddd d lt 10 ddd d x 01 ddd d 11 ddd d 00 ddd da 11 MSB LSB 1 10 MSB1 LSBO 01 MSBO LSB1 00 MSB0 LSB0 X 1 4 1 3 2 BIT 33 4 1 3 3 UTC FN 3 11 ddd 10 ddd d 00 ddd d Oi ddd d XY X YYYYDDDHHMMSS Y YYYYDDDHHNMSS 4 1 3 3 UTC 34 FH Wy CORINIT DATAFMT 1G 2B 1 11 ddd 10 ddd 00 ddd d 01 ddd d X YYYYDDDHHMMSS Y YYYYDDDHHMMSS TVRSTRT SET TVR
33. OKI Fan Out 1 Ver 1 0 DISP 4 2 2 DLC D DISP LC DD 41 4 2 3 LCD DISP 1 4 2 DISP YIMSBL 01 IRIG BDSEL 01 01 DATAFMT 512M 2B 1 1 TINSEL O1 IRIG 2 gt TT 1 by DATAFMT 512M 2B 1 gt 3 LCD 42 20 NO MORE OLD COMMAND INIT INIT 1 ATAFNT 512M 23 1 1 ATAFNT 512M 2B 1 TINESEL 01 IRIG 4 2 4 LCD DISP 2 DATAFMT BDSEL TIMSEL CLKSEL 1PPSSEL j 1PPSSEL
34. SET SET 7 4 1 3 4 IVR 35 4 1 3 4 TYR FN 4 TVR 1 TVR X MSB L LSB TVRSTOP X SET M 00000000LE 00000000 SET vy TVRSTOP Y SET 00000000L1 00000000 lt TVR MSB LSB TVR STOP STOP SET TVR HECK 0 4 1 3 5 FN 5 7 SET CORINIT DATAFMT 1G 2B 1 11 ddd d 10 ddd d E y 00 ddd d 01 ddd d X YYYYDDDHHMMSS
35. SUBNETMASK 255 255 255 000 GATEWAY 192 168 001 000 TEMP S1 25C S2 25 C S3 25 C TVR ERRCNT TVR ERRCNT S1 MSB SET ERRCNT 0000000000 CNT TVG TVG S1 SET SET TVGSTRT SET TVGSTRT TV6STOP TVGSTOP 40 4 2 2 DL C DO POWER ON 7 DISP DISP 1NTI ATADMT 512N 2B 1 DATAFMT 512M 2B 1 D1SP DISP INO1 100 0 000 0 000 0 000 0 DISP DISP Sl NSB TVR ERRCNT 0000000000 DISP DISP DISP LCD Sl SET TYG TVGSTRT DISP TNO1 2002001094050 2002001094050 DiSP STS N STS L XXXXXXXX DISP IP 192 168 1 161 Ethernet PORT 60000 DISP
36. 8 7 6 ON ON ON BIT1 3 OFF ON ON DCCTL DIPSW TEST SW OFF ON OFF ON SDRAM TST OFF OFF ON KEY TEST ON ON OFF LCD TEST OFF ON OFF LED 7SEG TEST ON OFF OFF LED LAMP TEST 26 3 4 2 DCDLY LED DCDLY L ED 3 4 2 DCDL Y 1 8V 1 8V 1 8 V 3 3V 3 3V 3 3 V CLK DCDLY CLK DCDLY CLK 3 4 3 DCCOR LED DCCOR L ED 3 4 3 DCCOR 3 3 V 3 3 V 3 3 V CLK DCDOR CLK
37. DCCOR CLK 27 lt D D D D DD D D DD D 0C 6 6 C D C 0C D C D T 0 5 T 0 L 0 L KR Y L Y L RR Y ss Te pad 1 Corr1 Corr2 3 Corr3 SW 9 3 1 SIS lf TMP 3 3V 1 8V 5V 3 3V 3 3V 48V CLK CLK B 3 4 28 4 4 1 4 1 1 LCD L CD LCD 4 1 1 LCD LCD OKI CORR UNIT Ver 1 0 DATAFMT 512M 2B 1 CORMODE AUTOX ST YYYYDDDHHMMSS
38. STATUS FAN F A N ALM 1 PPS 1 PP S VL 1TD QVAL ID VALID TNVALID INVALTID VALTID STATUS 100Mbp gs 10Mbp gs 10
39. IS S IS IS S IS IS S 1S Il we 0 11 12 13 3 13 10 11 12 13 3 13 1 10 1 011 T 1 T 2 2 LSB 56 MSB 6 6 CLIK 1 PPS 1PPS RBS 31 0 6 6 CLK 1 PPS 6 6 CLIK CLK T 31 3nsec t1 4 7nsec t2 6 3nsec Proposed VLBI Standard Hardware Interface Specificat1ion VSI H11 may 2000 12 Interconnect Hardware 1PPS 1PPS CLK 11 Signal Timing Relationships 97 6 7 8 0 3M 10280 6202VC Pin80 1 27 Pin41 6 8 TRIG 1 4 3M 10214 6202VC 29 5 Pin14 127 Pin8 98 59
40. 100 LTITNK STS1 ST82 STS4 7SEG 3 1 1 3 1 2 3 1 2 3 1 2 3 2 3 1 2 INX INY MDR80p1n MD R80p1in LAN RJ 45 FAN F AN F AN TEMP 1 TEMP 2 F AN PKG C TEMP 2 RS 2 3 2C
41. RBS15 72 RBS31 33 Rps 73 QCTL 34 R1PPS _ 174 TQCTL 35 ROT1PPS 75 QDATA MSB 136 ROT1PPS 76 GQDATA MSB 37 QVALID 177 QSPARE1 38 QVALID 78 QSPARE1 39 RCLOCK 79 QSPARE2 40 RCLOCK 80 QSPARE2 6 4 2 MDR14Pin 1 0 1 I LVDS I TRIG BP LVDS 1 LVDS Signal GND MDR14pin 3M 10214 6202VC IRIG B I F Pin Pin 1 1PPS 8 GND 2 1PPS 9 GND 13 IRIG B 10 GND 4 IRIG B 11 GND 5 CLOCK 12 GND 6 CLOCK 13 GND 7 GND 14 GND 6 5 1 MSB gt tt tt t 10111213 3 13 13 13 13 13 6 6 0 1 213 1415 1 12 3 2 R IR IR 1R R IR IR IR IR TR 1 RTR B IB IB iB B IB IBIB IB B B 8 S IS 19
42. 1 defau t 0000 YYYYDDDHHMWSS 2001001123456 2001 1 12 34 56 DDD 1 1 2 1 32 SPF MHz CLK MHz SPB 2 Test Pattern ACQ TVG MSB VP1 VSI 1 VP1 5 VP2 VSI 2 VPI 5 6 3 GN D 4 SN75LVDS387DGG 1000 10 i 6 0 6 3 54 6 4 6 4 1 MDR80Pin MSB LO RBS 31 0 I LVDS R1PPS 1 I L gt H 1 LVDS QVALI
43. 3 1 1 CLK ALM 3 3 4 1 DIPSW BOOT BIT 4 4 1 1 LCD 5 4 1 2 DISP 6 4 1 3 4 SET TVR X Y MSB LSB 7 4 1 3 5 TVRSTRT SET SET FN 8 4 1 4 9 4 1 5 4 1 5 1 4 2 1 BIT 2 4 2 2 3 4 2 7
44. 3 3 1 23 3 3 2 23 3 4 25 3 4 1 DCCTL LED SW 25 3 4 2 DCDLY LED 27 3 4 3 DCCOR LED 27 4 29 4 1 L CD OD 29 4 1 1 DL CD 29 4 1 2 PDLCDO DISP LCD i 31 4 1 3 LCD FN LCD ss 9 32 4 1 3 1 FN 1 32 4 1 3 2 BIT FN 2 33 4 1 3 3 UTC FN 3 34 4 1 3 4 TVR FN 4 35 4 1 3 5 FN 5 36 4 1 4
45. 5 10 60001 60001 13 netmask txt 1 XXX XXX XXX XXX xxx 0255 10 255 255 255 0 255 255 255 0 df1tgate txt 1 XXX XXX XXX XXX xxx 0 255 10 192 168 1 1 0 0 0 0 dccor 1og log UTC ID UTC
46. 54 2 PR 1 55 6 4 1 MDR80Pin 55 6 42 MBDAE4Pin RA 56 6 5 nt 56 6 6 CLK 1 PPS 57 6 7 80 14 LO 58 6 8 TR 1G 1 4 58 N
47. D I H VALID LVDS L INVALID How ES I 32MHz LVDS QCTL I LVDS QDATA I LVDS ROT1PPS i I LVDS QSPARE1 1 LVDS QSPARE2 I LVDS Frame GND FG SG MDR80Pin 3M 10280 6202VC LSB MSB Pin Pin 1 RBSO 41 RBS16 2 _ RBS0 2 RBS16 3 RBS1 43 RBS17 4 RBS1 44 RBS17 5 RBS2 45 RBsT 6 RBS2 46 RBS18 7 RBS3 _ 47 RBS19 8 RBS3 48 RBS19 9 RBS4 49 RBS20 L9 RBS4 50 RBS20 11 RBS5 51 RBS21 12 RBS5 52 RBS21 13 RBS6 53 RBS22 14 RBS6 _ 154 RBS22 15 RBS7 55 RBS23 16 RBS7 56 RBS23 17 RBS8 157 RBS24 18 RBS8 58 RBS24 19 RBS9 59 RBS25 20 RBS9 60 RBS25 21 RBS10 61 RBS26 22 RBS10 62 RBS26 23 1RBS11 63 RBS27 24 RBS11 64 RBS27 25 RBS12 65 RBS28 26 Trgs12 66 RBS28 27 RBS13 67 RBS29 28 RBS13 68 RBS29 29 RBS14 69 RBS30 30 RBS14 70 RBS30 31 RBS15 71 RBS31 32
48. SP 8 IP 192 168 001 161 PORT 60000 IP PORT DISP DISP 8 lt iP 192 168 001 161 Ethermet PORT 60000 MACADR MAC 00 08 9C 00 00 14 gt SUBNETMASK 255 255 255 0 gt gt GATEWAY 000 000 000 090 TD 00 08 9C 00 00 14 DISP MACADR MAC 4 2 10 Ethernet LCD 49 4 2 11 LCD DISP 9 OKI FanOut UNIT Ver 1 0 DISP 9 lt lt OKT fanOut UNIT Dciom mot Dciom PAL hexout Ver 1 0 2002 06 24 15 04 06 Boot mot Boot 2002 06 24 17 18 04 gt gt gt MM Apl mot Apl 2002 06 27 19 36 46 Dciom mot Deciom PAL hexout 2002 06 24 15 04 06
49. TVR CD DISP 4 Sl MSB TVR ERRCNT 0000000000 S1 LSB TVR ERRCNT30000000000 TVR S2 MSB ERRCNT 0000000000 4 2 6 TVR LCD 45 DISP S3 LSB TVE ERRCNT 0000000000 53 MSB 1 EHRCNT 0000000000 1 ERRCNT 0049589574 SET SET S2 LSB ERRCNT ERRCNT 0000000000 4 2 7 TVG LCD OO DISP 5 7 DISP 5 S1 SET TVG TVGSTRT gt S2 SET TYG TVGSTRT i TVG 83 SET TVGSTRT SET SET 4 2 7 TVG LCD 46 S3 SET TVGSTOP TVGSTART 00 00 00 TVGSTOP TVGSTRT 1 S2 TVGSTRT DISP PT 4 2 8 LCD DISP 6 DISP DISP 6
50. padT txt xXxxxkX Byt el RAC 7 227 NG 771 porteer txt porteti hex macadr txt xxxxxxxx Bytel Y297779 777 XxxxXXKXlBytgl XXXXXXXX By Le hetmask txt dfltgate txt xxxXXXXY Byte XXXXXXXX Bytgl 4 1 4 37 4 1 5 A lt TEMPO TEMP1 Xf TEMPO TEMP1 4 1 5 38 4 2 LCD 4 2 1 LCD LCD 4 2 1 LCD

Download Pdf Manuals

image

Related Search

Related Contents

Sony UPX-C100 User's Manual  マスクの装情 「悪い例」  MANUAL DE INSTRUCCIONES - Fluid-o-Tech  operating instruction manual model 2200r orp analyzer    

Copyright © All rights reserved.
Failed to retrieve file