Home

ISL26134AV28EV1Z Evaluation Board User Guide

image

Contents

1. FIGURE 17 14 intersil AN1672 0 October 11 2011 Application Note 1672 Figure 18 illustrates the spectral plot of one data set of 4096 are averaged and produce a spectral plot with smoothed samples The results of the FFT can be averaged by setting the averaged spectrum as shown in Figure 19 Mode radio button option to Ave and then using the window next to the Ave button to set the number of data sets to be averaged When averaging is performed the output results of many FFTs Recall that the spectrum plot data can be saved by clicking on the File gt Save gt Spectrum Data option at the top of the window Configuration Time Domain Histogram Frequency Domain Logic Capture 0 100 120 140 160 102 10 10 10 107 log f Iv Grounded Input Test Configuration Signal Statistics dB Harmonies kHz Num Samples 40 sw ios Fund o o Mode Single Ave 2 107 947 HD2 o 013 Windowing None x Iv loo freq SFOR 127 804 0 019 THD 133 037 HD4 0 025 FIGURE 18 15 intersil AN1672 0 October 11 2011 Application Note 1672 Logit Wapture Pull AA EL is filas Bui ERA AH mi s Say Pk Cu Cul s T r ete NI s T j da OT CY i b L FIGURE 19 16 intersil AN1672 0 October 11 2011
2. followed by the converter codes and their respective histogram counts Signal Statistics Min 486 Max 462 Range 25 Mean 472 762 S091 Code MES 488 487 486 485 484 483 482 O 17 intersj 481 7 4 80 15 4 TM 29 4 76 47 4 71 54 4 76 4 15 84 474 96 4 3 112 4 72 107 4 71 29 A 70 87 469 71 468 d 407 40 466 14 465 11 464 2 463 2 462 A 64 0 Spectrum Data A data set of 1024 points was collected at a sample rate of 80 Sps The FFT output will produce a spectrum plot with 512 Bins of magnitude data Only the beginning and ending portion of the data file has been reproduced here Note that the Bins start at 0 frequency and increase to one half the sample rate 40Hz Note that the magnitude in dB is the magnitude of the noise in dB below full scale rms but it is scaled based upon magnitude BIN not magnitude Hz Freq Magnitude dB 0 0 152 176082921 0070125 150 765450438 Dalbo625 151 161495054 0 234375 L6l 95021035954 228 152 403880548 0 350525 slaoda 065405 gt 0 46875 T 147 995929413 0 546875 140 814871676 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX 39 9 159 1585165756345 000295672 00 951295 30292 09 0093 75 Lol s2999 77959 JO OO 160 482611598 392165025 TT6270625195 39 045175 156 626469649 29 921925 2159 955304029 Load Data Function The GUI allows raw time domain
3. SIMPLY SMARTER 20 25 30 35 40 Signal Statistics HB Harmonics kHz 16 163 Fund 0 006 SINAD 16 235 o 013 SFDR 1 624 THD 2917 ENCE 2 405 HDS o s 0 025 HDS Jo 031 FIGURE 15 13 AN1672 0 October 11 2011 Application Note 1672 There are several different selectable options in the Frequency Domain window The number of samples can be set up to 1048576 using a pull down menu as shown in Figure 16 Note that the Frequency Domain software must have at least 1024 samples to compute a proper spectral plot M Grounded Input Test Mode i 8192 Window ing 16384 32 66 65536 1310727 62144 524288 1048576 Configuration Num Samples oos The software also allows a number of different window functions to be used The different windowing options can be selected in the Windowing pull down menu as shown in Figure 17 These are normally used when testing is performed with a sine wave as the input signal This same software GUI supports other ADC platforms high speed SAR ADCs where these windowing options are more commonly used FIGURE 16 v Grounded Input Test Configuration Mum Samples Dm Mode w Single Window ing Bartlett Blackmann ieady Bahman C dye None E Iv Ingifreg Teresa Harris Blackmann Harris Sth Order Blackmann Harris 7th Order Bartlett Hann 2
4. VREF FIGURE 5 VOLTAGE REFERENCE AND VOLTAGE REFERENCE SELECTION OPTIONS CLOT SION TTOZ TT 1990120 O ZZOTNV 2 f E USB DGND USB W Usa SV O gt Rit 47K 2 ua USB W 24 22 23 PC7 PCS PCINTS OC 1B a PCS d s gt PC2 PCINT11 53 PC USB 5 aa PDO OC OB INTO LE VBUS PD1 AINO INT1 5 d FBl xe ie POINTS 10 RSA A A 22 PDS XCK PCINT12 35 5 VN 29 d Amm 1 RIDA 22 kk 28 PBO PB2 PDI PCINT2 HS PB3 PDO MISO nud 18 MIS Y2 2 PBA TL PCINT4 iS uz 3 OE POINTS PES 8 000MHz 121 6 PB7 PCINT7 OC 0A VOC 1C PBT 22pF 22pF ATSO0USB162 156AU DND EX3ND FIGURE 6 MICROCONTROLLER WITH USB INTERFACE CLOT SION Application Note 1672 Software The evaluation board has GUI software available that runs on the PC The software is designed to operate under Windows XP or later Read Appendix 1 to obtain the internet link to download the GUI software Once the PC GUI software is copied onto the PC click on the setup exe file and follow the on screen instructions to load the software Note that the software uses the USB interface to communicate with the evaluation board The software uses the USB HID driver that is part of the Windows operating system so it is not necessar
5. data to be loaded back into the GUI Alternately the user might collect data in another system and import the conversion word data into the GUI to perform analysis To be able to read the data the file must have the proper header as discussed in the Raw Data section of this appendix The header must have a header with a part number this can be something other than a chip number sample rate number of bits in the converter and the number of samples followed by the data in decimal format The largest value of any reading cannot exceed one half 2 number of bits in the converter For example if the number of bits in the converter is 12 then the largest reading can be no greater than 2 12 2 or 2048 AN1672 0 October 11 2011 Application Note 1672 ISL2613X part number 80 0 gt sample rate 24 gt number of bits in the converter 8 number of data samples in the file 394 gt conversion data in signed decimal format 405 411 3 97 4 1 6 423 416 Appendix 3 Evaluation Board Factory Jumper Settings Figure 20 indicates the position of the header shunts when the board is shipped from the factory Header J22 is connected with the 2 5V reference selected as the common mode voltage captum pa c i 1 E 500 867 t C28 pry 212001 col 3l 2 CANO gt nA HB 18 Headers 19 and J10 are shorted with shunts to conn
6. on the Histogram window after collecting data using the Time Domain window the histogram of the time domain data will be plotted Alternatively the Histogram window provides the user options to set the number of samples to be collected and to acquire a new sample set based upon this histogram This number is defaulted to 1 When the histogram is plotted the plot includes markers for the mean value red vertical line and for one standard deviation from the mean on each side green dashed lines Signal statistics are listed in the plot itself and in the text boxes below the graph The Pop Out button shows the graph without the statistics listed selection The Bin Width window allows the user to set the B Suite File X About Configuration Time Domain Histogram Frequency Domain Logic Capture gt 90 Signal Stats intersil 80 Min 392 SIMPLY SMARTER Max 827 70 Mean 909 873 StDv 25 053 60 20 40 30 20 10 1000 980 960 940 920 900 880 860 840 820 Code Configuration Signal Statistics Num Samples Bin Width 1 Acquire Pop Out 7 209 873 Min 992 Median 910 0 Range 166 SED 25 053 RMS 910 218 FIGURE 14 12 intersil AN1672 0 October 11 2011 Application Note 1672 Frequency Domain If the user has collected data in either the Time Domain window or the Histogram window and then clicks o
7. 212 KFR A lui M feai AVDD AGNO m AGND n za WOD C 3 USB m V j AGND ri gt AGND cH XR 0 a Si Al AO SPEED P luF POLY NO POP 100 k iuf XTALEIN CLOCK TI 9 s me xra nur H Mese AGND T TUM DSND z 15126134 VREF 2 WREEF 1 1 gt 1 SCLK Pu J MISO AINS 3 AINE gt J CLOT SION TTOZ TT 1990120 O ZZOTNV FIGURE 3 ADC WITH POWER SUPPLY CONNECTIONS JUMPER SELECTIONS AND ISOLATOR INTERFACE 51344168 AGND DCAD 2 lt p n gt del GANI d GAINO C13 FWON 3 3 o AGND lii N N AGHO AGND AGND AGND TABLE 1 AO CHANNEL GAIN1 GAIN SPEED 0 AIN1 0 0 1 0 10 1 0 AIN2 1 2 1 80 1 AIN3 1 64 1 1 AIN4 1 1 128 TTOZ TT 1890120 O CLOTNV 3 0 FIGURE 4 ANALOG INPUTS AND COMMON MODE SELECTION SELECTIONS CLOT SION TTOZ TT 1990120 O ZZOTNV 2 0 J28 HDR3X2 AVDD i gz 2 VREF 34 2 5V 5 6 2 5V_VREF L_D VREF SE VREF SF 124 AGND GND OR NC VIN DNC ISL21009BFB825 2 500V AGND AGND R13 10 C28 X7R 0 1uF 10 2 2 5V_VREF VREF C29 NO POP 47uF L
8. Application Note 1672 Appendix 1 How to Obtain and Install the GUI Software See the 15126134 Device Information page on the Intersil web site at http www intersil com Go to this link to find the tab where the PC GUI software installer can be downloaded Note that the software installer does have a license agreement that will be presented when the software is installed onto your PC Appendix 2 Data File Formats The GUI software allows the user to save data from the time domain raw data data from the histogram processing and data from the spectrum processing segments of the software It also allows raw data time domain data files to be read back into the GUI if they have the proper header and format Raw Data As an example a time domain collection of only 8 samples has been collected and saved to a file The content of the file that is saved has the following format 1512613 80 0 24 8 394 361 405 17 416 g16 The file has a header that consist of the part number ISL26134 the sample rate 80 the number of bits in the conversion word 24 and the number of samples in the file 8 The header is followed by the 8 conversion words in signed decimal format Histogram Data A data collection of 1024 data words was collected and the histogram performed The histogram data was then saved into a file The content of the file has the following format The histogram statistics are listed first
9. e Microcontroller Section Figure 6 illustrates the microcontroller circuitry There is a reset button provided but it is seldom necessary because the microcontroller has its own power on reset which will initialize the microcontroller when the USB interface is connected to a powered PC Power for the microcontroller section comes from the USB interface The microcontroller circuit includes a DIP switch and some LEDs The microcontroller circuit includes a header through which the flash memory on the microcontroller is programmed A second header provides a means for the user to monitor the signals SCLK and SDO RDYb on the J22 header these are labeled as MOSI and MISO Master Out Slave In and Master In Slave Out respectively from the microcontroller that communicate with the ADC One LED lights to indicate when power is applied to the USB interface A second LED indicates when the microcontroller is available to collect data from the ADC The microcontroller communicates with the ADC via the galvanic isolator chip The microcontroller side of the isolator is powered by the voltage from the USB connection The USB connection can be powered or unpowered without regard to the supplies to the ADC side of the board There is no power sequence requirement between the two sections of the board AN1672 0 October 11 2011 AGND AVDD AVDO DOC 1 R A 200 121 ot SMA F DU e Noe i e AO ANO 1 Cii
10. ect the common mode voltage to AIN1 and AIN1 signals coming from the terminal block connector This effectively shorts both inputs to channel 1 on the ADC to the common mode voltage and enables the ADC to be tested with a shorted input One or both of these jumpers must be removed if the ADC is to measure a signal on this channel Headers J1 and J5 These are set to select logic AO A1 O gt Channel 1 Headers J 29 and J7 These are set to select logic 1 GainO 1 1 gt gt Gain 128X Header J6 Set to select logic 1 Speed 1 gt 80 Sps Headers J28 and J30 the 2 5V VREF option is selected on J28 The AGND option is selected on J30 These enable to 2 5V voltage reference chip to be the voltage reference for the ADC DIP switch Switches S2 1 S2 2 S2 3 and S2 4 cannot be in the closed ON position With all four switches in this position the board is in a factory test mode and will not function properly with the PC software GUI If the factory test mode is selected LED3 will be blinking oe V USB_5V MOSI FIGURE 20 Intersil Corporation reserves the right to make changes in circuit design software and or specifications at any time without notice Accordingly the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding For information regarding Intersil Corporation and its products see www inte
11. face to the PC A software GUI is available to communicate with the microcontroller and provides the means to collect and analyze data for the ADC Powered by USB Galvanic Isolators ATSOUSB162 Microcontroller FIGURE 2 BLOCK DIAGRAM OF THE EVALUATION BOARD FOR THE ISL26134 2 AN1672 0 October 11 2011 Application Note 1672 ADC Section The ADC offers different sample rates gain and input channel options These are selected by setting jumpers on headers 1 positive supply ground as shown in Table 1 at the bottom of Figure 3 The ADC uses a 4 9152MHz crystal operating with an on chip amplifier for its clock source This can be disconnected and an external clock can be sourced to drive the clock input to the chip Alternately the XTALIN CLOCK pin can be grounded and the ADC will operate from an on chip RC type oscillator The board provides a 2 5V reference IC as the voltage reference for the ADC or an external voltage can be connected to a terminal block and selected through jumpers on headers J28 and J30 as shown in Figure 5 These headers also provide the option of selecting AVDD and AGND as the inputs to VREF and VREF on the ADC The evaluation board provides separate terminal connections for each of the differential signals into the ADC These terminals are shown in Figure 4 Be attentive of the labeling of the connections and their polarities when connecting external signals The channel numbe
12. intersil Application Note 1672 ISL26134AV28EV1Z Evaluation Board User Guide General Description The ISL26134AV28EV1Z provides a means to evaluate the functionality and performance of the ISL26134 A D converter The board includes an AT90USB162 microcontroller with a USB interface The microcontroller interfaces to the ISL26134 ADC via a galvanically isolated interface and provides serial communication via USB between the board and the PC Software for the PC provides a GUI graphical user interface that allows the user to perform data capture and then to process and plot the results of the time domain analysis the histogram analysis and or the frequency domain analysis on the captured data The GUI also enables the user to save conversion data from the ADC to a file or to save the results of the analyzed conversion data 5551 C20 acno 25 vrer C10 c R3 NIB Veo J16 gre 500 0 R RDY um C13 O GAINO O GAINI wn 11 EI 4 J18 C28 str Bi e FB amp ap J30 Li C1 u Cis 8 15 170 GAINO 3AIN1 N M 7 J13 c5 Mi capia E AGND VREF AGND AEG AGND 0 9 x gn 34H HM ISL26134AV28EV1ZA FIGURE 1 Features Galvanically isolated USB Communication with PC On board Microcontrolle
13. n board and display them in the time are displayed the time plot of the entire sample set can be domain The number of samples is initially defaulted at 64 but displayed by clicking on the Pop Out button Figures 10 and 12 can be set in a pull down window from 1 to 1048576 Realize the illustrate the capture of 4096 samples The window in Figure 10 time involved if a large number of samples is requested on an ADC displays only the first 256 samples Figure 12 illustrates the with a slow sample rate When the Acquire button is clicked the results when the Pop Out button has been selected Evaluation Suite File About Configuration Time Domain Histograrn Frequency Domain Logic Capture gt intersil 840 SIMPLY SMARTER 920 940 960 980 50 100 150 200 250 Configuration Mum Samples 4096 of Acquisition Cycles 1 Acquire Pop FIGURE 10 Buttons at the top of the plot provide several user graph tool functions as follows FIGURE 11 9 intersil AN1672 0 October 11 2011 Application Note 1672 These are also available in the Histogram and Frequency Domain Four Points Moves the axes around windows Magnifying Glass Zoom box House Zooms to the original zoom scale factor Scaling Icon Up down left right Changes the size of the plot in Left Right Goes back forward 1 zoom command So if you the window You can scale the graph as large as the border z
14. n the Frequency Domain menu option the data will be processed with the FFT algorithm and the resulting spectral information will be displayed as shown in Figure 15 The red lines mark harmonics If no signal is present the software assumes the highest point in the spectrum is the fundamental If the log freq check box is checked the spectral plot will be graphed with the frequency axis on a Log scale as shown in Figure 18 If the Grounded Input Test evaluation Suite About Configuration Time Domain Histogram 2 0 20 40 60 80 5 100 120 140 160 180 0 5 10 15 Grounded Input Test Configuration Samples Mode Single Ave windowing Mone logffreg Pop Out Acquire check box is checked and data is collected with the input to the converter shorted the GUI software will calculate the various parameters such as SNR signal to noise ratio by computing the ratio of an artificial full scale sine wave to the total noise in the bandwidth The Grounded Input Test check box should only be checked if there is no actual signal input into the converter Note that if the Grounded Input Test check box is not checked the software will compute parameters such as SNR by calculating the ratio of the largest magnitude component in the spectrum other than the DC offset to the noise inl x Frequency Domain Logic Capture intersil
15. nd an ISL26132 soldered in its place Evaluation Board Overview The ISL26134AV28EV1Z evaluation board is segmented into two sections These sections are galvanically isolated with a multi channel isolation chip The ISL26134 ADC and its associated circuitry voltage reference and input signal components are isolated from the microcontroller USB interface to the PC The DVDD AGND AVDD O E SDO RDY see A E 15126134 Selections DVDD VREF Header Selection 15121009 2 5 V ADC and its associated circuitry are powered by a laboratory supply The microcontroller with its USB interface is powered from the USB connection Galvanic isolation is not necessary in every application The purpose of the isolation is to eliminate noise from the USB ground power connection from affecting the sensitive measurements made by the ADC when used in the 64X or 128X gain settings The ADC section of the evaluation board has three banana jack power connections One of these is AGND which serves as the power supply ground connection for the ADC segment of the board The DVDD jack is to supply the digital side of the ADC 3 3V to 5V The AVDD jack is to supply the analog portion of the ADC and to power the voltage reference 5V The voltage reference is an Intersil ISL21009BFZ25 2 5V reference A header is provided to also use an external voltage reference for the ADC The microcontroller provides the USB inter
16. oom in twice and want to go back to the first zoom you d click Check Box Allows customization of axis labels plot title as the left arrow shown in Figure 12 Figure 1 FIGURE 12 EXPANDED VIEW OF FIGURE 10 10 intersil AN1672 0 October 11 2011 Application Note 1672 Disk Saves the plot as an image When selected a window will formats of the saved files Note that the raw data conversion open that offers several image format options words from the ADC files can also be read back into the GUI once saved Or data collected from another source can be read into the GUI software for analysis if the proper data format is used See Appendix 2 on page 17 for details Once the data from the ADC has been captured I the data can be saved to a file The histogram data and the spectrum data can also be saved See Appendix 2 on page 17 for a discussion of the Evaluation Suite File About Load Data Domain Histogram Frequency Domain Logic Capture Raw Data Configuration Die Deis Print Spectrum Data intersil Exil SIMPLY SMARTER 860 880 l 900 920 940 960 980 0 50 100 150 200 250 Configuration Samples 4096 of Acquisition Cycles 1 Acquire Pop Out FIGURE 13 11 intersil AN1672 0 October 11 2011 Application Note 1672 Histogram Window number of converter codes that are counted in one bin of the If the user clicks
17. r On board Voltage Reference Evaluation Software Time Domain Analysis Noise Histogram Analysis FFT Analysis Ordering Information ISL26134AV28EV1Z e yis inte 31 precision anatoc PRopucrs IMAG 99 0 477 2 Pe LED uni ET LED3 LED2 EC Les jum ET ul mom TAE FBI SWA4 ES Pu 24 iii U2 AGND PWDN 0 IMAGE OF THE EVALUATION BOARD FOR THE 15126134 October 11 2011 1 AN1672 0 CAUTION These devices are sensitive to electrostatic discharge follow proper IC Handling Procedures 1 888 INTERSIL or 1 888 468 3774 Copyright Intersil Americas Inc 2011 AII Rights Reserved Intersil and design is a trademark owned by Intersil Corporation or one of its subsidiaries All other trademarks mentioned are the property of their respective owners Application Note 1672 Hardware The ISL26134AV28EV1Z evaluation board provides the user a means of evaluating the ISL26134 Analog to Digital Converter ADC The ISL26134 is a high performance 24 bit ADC that includes a very low noise programmable gain amplifier The ISL26134 offers gain selections of 1x 2x 64x and 128x It offers word rates of 10 Sps and 80 Sps clock 4 9152 MHz Gain and word rate selections are made by pin function control through jumper selections The board comes with an ISL26134 soldered in place This can be removed a
18. rs on the terminal blocks are not in numeric order and some have their polarities labeled opposite of others Header connector J22 in Figure 4 allows the user to select one of the following options for the common mode voltage the 2 5V voltage reference output ground AGND a voltage generated by a resistor divider that divides the AVDD supply using two 1 resistors or to a voltage determined by the user which must be connected to the hole next to the header connection labeled FLT Floating Input Each of the input channels have jumpers to allow the user to connect the common mode voltage to either the AIN or the AIN input This enables the external circuit to be biased to a common mode value supplied by the board If both jumpers are put in place the inputs will be shorted to the common mode voltage This provides a means for testing the noise performance of the ADC with its inputs shorted The ADC interfaces to the microcontroller through the galvanic isolators The ADC side of the isolator chip is powered by the same supply that powers the DVDD supply of the ADC Power from an external supply must be provided to the DVDD 3 3V to 5V AVDD 5V and AGND banana plug connectors for the ADC portion of the board to function LEDs will be illuminated by DVDD and AVDD when they are powered Note that these supplies can be applied and removed without regard to whether the USB interface is connected and powered or not 3 Th
19. rsil com 18 AN1672 0 October 11 2011 MN JiSua ul TTOZ TT 1990400 O ZZOTNV Appendix 4 Evaluation Board Layout and Component Placement a reall precision anatocpropucts w Juge ch co P PH QUE qe qo FIGURE 21 CLOT SION Appendix 4 Evaluation Board Layout and Component Placement continued 124 VREF VREF Ja AIN1 5 _ Ci 1 comm B Ji v3 4 AIN3 I EXT CLK AINS X Ves JiSua ul st Que puri cani C2B mum 420 AGND 1 1 1 mE 30 7h GAINO GAIN1 re PWDN 0 0 0 0 1 12 dB un 50 L co i LJ Ma 8 AGND lt ISL26134AV28EV1Z2 FIGURE 22 TT 1990120 O ZZOTNV CLOT 910N uoneoiddy Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery amp Lifecycle Information Intersil ISL26134AV28EV1Z
20. to be used for the frequency axis when graphing the spectrum for the spectral FFT plot The top line of the menu page has two options File and About The File selection will be discussed after the Time Domain Histogram and Frequency Domain windows are selected When the GUI is started it sends a command to the evaluation board and tells the microcontroller to send back the version of the code that is in the microcontroller If About is selected the GUI will open a window that indicates the version number of the GUI software and the version number of the microcontroller code Evaluation Suite File Configuration Time Domain Histogram Frequency Domain Logic Capture Usb Status Connected Device Configuration Device Selection 15126134 Sample Rate SPS Initialize FIGURE 8 8 Evaluation Suite File About Configuration Time Domain Histogram Frequency Domain Logic Capture Usb Status Connected Device Configuration Device Selection 15126134 Sample Rate SPS 10 gt Initialize Offset Calibration FIGURE 9 8 inter AN1672 0 October 11 2011 Application Note 1672 Time Domain Window samples will be collected and the samples up to 256 will be displayed in the graphing window If greater than 256 samples are The Time Domain window allows the user to collect samples from collected then after the samples are captured and the first 256 the ADC on the evaluatio
21. y to load any other drivers for the USB interface Running the GUI Before starting the GUI software the evaluation board should connect to the PC by means of a USB cable With the board connected via USB run the GUI program by selecting Start All Programs Intersil ADC Eval If the software is started before the connection to the board is made the GUI will output an error message as shown in Figure 7 x LSB device not found Please check LSB connection FIGURE 7 If this occurs connect the evaluation board to the PC with the USB cable and click the OK button Using the GUI Software When the GUI software is started and the USB connection is established the GUI will present a menu as shown in Figure 8 The Initialize button is colored red to indicate that it is waiting for a part number to be selected in the Device Selection window The user must select a part number from the Device Selection window and click on the Initialize button This causes the software GUI to be configured to support the selected device The ISL2613X number represents the ISL26132 or ISL26134 Once the Initialize button is clicked with the ISL2613X selection the screen will change slightly to indicate the output word rate options of the ISL2613X ADC Note that the actual word rate used by the ADC is selected by a jumper on the evaluation board The selection here in the Sample Rate window only tells the GUI software what sample rate is

Download Pdf Manuals

image

Related Search

Related Contents

VIAIR 90111 Instructions / Assembly  Delta Meter User's Manual  Sharp R-220KW(D) User's Manual  1T-CT-641/642 Manual  

Copyright © All rights reserved.
Failed to retrieve file