EB82 - iCEstick Evaluation Kit User's Guide
Contents
1. A lt RI R R RI R EN R SONS kai A A F 60 sa za sa sa a sa za 90 QNO la B B A A 10 QNO 90 aNo 0 aN9 ozsonaao ae x SATAA 19 ore Sri vwa ev wa ora 1873 ddA 10 aN9 982 10 8XHOP3O an e Ate sen sa L an e Q s vam e AS san e Fa zan an ka le la oam e 4 Pod ERS le zrav y e 2 zaoumd baguMd m E ATL E Ate ADV b bn bn Td irav zNaHs bdag LNGHS ING ING ING ano z anto 7i ZZNI 005 WHO 009 959 p no Len VINI n Agee AE 09 AS amoo anyo rem ero n a anoo anvo EX ano anvo ami anor zwa Figure 11 SPI jeet 102 9z nr EXT gt lt NA3 82I8XHOP3OI Jequiny Jueumooq IdS pyeog jnoyeeJg 8XH 0v3O SASTAXV b l e ee uorjededo Tewizou pue useT4 buruueiboid qunus atnezep Z T pue p e Junys butuweaboad 104 b z pue qunus useri butuweaboad Z OSI2. D10 will light This LED is connected to the CDONE line of the FPGA mnm as LAT TICE iCE40HX 8K Breakout Board LI SEMICONDUCTOR Board Power The iCE40HX 8K evaluation board is powered with the USB cable LED location D11 indicates that the board is powered up All I Os are driven at 3 3v Board I Os The I Os that feed the holes and the 0 1 connector are driven at 3 3v levels Location J2 is the populated 2 x 20 row connector Locations J1 J3 and J4 have hole locations that the users can connect to for their specific I O requirements Programming Options Two jumpers J6 and J7 can be set for two types of FPGA Configurations SPI Flash Mode for programming the serial flash memory SPI Peripheral Mode for configuring the volatile CRAM in the FPGA In SPI Flash Mode the SPI signals from the FTDI USB interface chip programs the serial flash memory After the memory is programmed the FPGA reads from the memory and configures its self The advantage of programming the serial flash is that the FPGA will be re configured after power up Jumpers must be in locations J7 1 2 J6 2 4 and J6 1 3 See Figure 4 Figure 4 SPI Flash Programming m iCE40 HXBK Breakout Boord pem B y LII Sac um 5 FE J3 TPLITPIO LE TPA TPS TP6 TP13TP12 se ee In SPI Peripheral Mode the SPI signals loads the program file into the CRAM configuration ram of the FPGA directly
3. FT ST o any Agee io 4 4 o ACE Figure 7 USB to SPI RS232 Figure 8 FPGA z v NA3 82I8XHOT3DI JequnN jueumnoo OzxziepeaH _ ING ozxziepeeH pieog jnoyeeJg x8XH 0739 m ki or SASTAXV En Ix ree 270019 L SE 77 009 YE Lv 0Old SE 9E Zv 0Old Z 6 001d S 1S 00ld TE 1019 Ko Tc QE 1019 ee SC 4 62 0 Sy 009 82 LOId ZNIBO 00ld L 82 Sy 0Old vo 9 001d 92 92 YE 0019 x ko oz Ze 0019 12 Lz I LE 0019 Let d 62 0019 6L 02 DE 0019 0019 i Li BL 12 0014 ez 009 t 73 020019 81 0019 LL ZL 70019 8 L 00ld 6 OL 50014 9 L 8 Y 50009 S 9 7009 2 80 0019 Y I0 00ld 10 0014 2 anyo c anyo vi 40 Tavdvo 920 T SAVIN vi 40 ziavavo 5 1 HMd IAW 09 10100A 00199A s qa SZ OOld INIgO woo E 89 ed 43 53 ig 10d Z lOldNIgO Lx TS 10d YI oe HER Quod JE HON 82 10197299 gn 75 0019 Old 918 99 1019 i m Yo 171019 23 dod s 18091 97 1019 tha 3 ass LT ses jou ai 021 250019 zv vr Told SH ti 0019 va zii a 2710 Glo s omn Kan S8 215 1 orod 0019 av Or Told Ta 66 101d 9d 81014 9x SE TOU 913 1019 La
4. In this mode the FPGA will lose its configuration when power is removed and must be re configured Jump iCE40HX 8K Breakout Board san LATTICE SEMICONDUCTOR ers must be in locations J6 1 2 and J6 3 4 Jumper J7 is not installed See Figure 5 Figure 5 CRAM Programming 09 08 07 06 05 T9 55555 a Hyn Breakout Boord OHX8K B EVN 80083080 2 5 SEMICONDUCTOR mw TPS TP6 TP7 nut www axel sys com LED in location D10 is connected to the CDONE pin of the iCE40HX 8K This can be monitored to determine that the iCE40HX 8K is programmed correctly Ordering Information China RoHS Environment Friendly Use Period EFUP Description Ordering Part Number ICE40HX 8K Breakout Board ICE40HX8K B EVN Technical Support Assistance e mail techsupport latticesemi com Internet www latticesemi com Revision History Date Version Change Summary November 2013 01 0 Initial release 2013 Lattice Semiconductor Corp All Lattice trademarks registered trademarks patents and disclaimers are as listed at www latticesemi com legal All other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice Appendix A Schematic Diagrams Figure 6 Block Diagram 9 p L 1999 ELOZ LL Inr red NAG S2I8XHOY3O
5. a sequn weumsoq ez ureJ6eiq preog jnoxeeJg x8XH 0v39 SASTIXV gt lt IdS AJAVIH 50 1 c ANVE HOLOSNNOO asn AS gsn zezsa Las asn IGSZILI ABXHOPADT Woda WHOVHH I ANVE BANK 3 SO I S SO I WHOVHH 0 NYa SO I WHOVHH 8 1 102 LL inc NAG 8218XHOT3OI Jequiny ueumoog ZETSU IdS 9 GSN peog jnoyeeJg 8XH 0v32 en SASTIXV uysa 512 UL UL A zEZSY LL XN ZEZSU nnnnnon 15900 39 3NOG2 FA 8 ss 301 OSIW Hsv14 ISOW HSV1d oS 39 ooo o se esngog zsngog isngoa osngog 4snsas 95 ssngag vsnaas esnsas zsnsds 1snaaa osngag zsngov 9sngov Ssngov ysngov esngov esnaov isngov osngov 4snsav 9snaav ssnaav vsngay gsn peods y6 1014 1831 r moa lt ZHN0000 ZL Andino ano a ABANVLS ix 3HO9 FYODA FYODA AE v9 LE zL anyo 808 999186 ssa H 20 VIVIS Ig Suv RN ay 8933 14 8 T zn anot NE dd s kf s 4 anyo anyo i Ej 99 so F E AC 148 199
6. 8 0dQ Sl Old 9 VZ0dG vl 9904067 Old AL voodd zi eold SH cold vooda ot cold 9 avodd 60 cold E VtOdQ 80 old ANNE VERA 08 297 andann cold 2090 0 Old LO arodayeo cold SL0dQ 0 9 18 vioda zo cold S3 K Old et dA LU k 9179 82 told S0LdQ iz Old 9609 61 Old 8709 60 Old VELdQ 9Z old 9NIg9 9290 82 Old NISO v0 EOIDDA 0 0 OI99 LO OI99A anyo VELdO SZ OId 9NISO 19 8210 92 EOId ZNIBD anto Wi dO q18vdvO SIJDVAL DIVW OIDDA Ko zc anto anyo 829 95219 8 9 aen oeo OIDDA edger tou VSZdQ 0S Old 669 ING bidl ING 10 ZOld 2 50 2019 0 ZOld SE 9 60 Old 10 20 1 l OF ZOld LE ze St ZOld 62 OE 80 ZOld 8L ZOld pa 82 91 ZOld 02 20 t Old YZ 2019 z 22 SZ 2019 9199 21172019 6L 02 82 2019 E 2019 L 62 2019 Zod 6 TE cold ZE ZOld In Ze ZOld 6 ZOld 6 113590197 ZOld 8 ZOld S ZOld SE Old a MW 209 Old k 2 er 869 318vdvo SHOVEL U
7. Md SVN ZOIDJA ZOld oo AND 8H 92 ZOId SNIBO Zi w 17 ZOld rs mu 6 R ZOld ZIN acer 5 8 Old Ll Ago m NG 87135300 lt isaya z je S ZOld SLL TIN YE ZOld LLL 3NO09 Foi awoao 30 Old OLL ze Z ZOld OIN 699 te 09 oe 113580 9 ZOld OVl ez zold 013590592014 Eid T HSHO SY 2019 ezu SZ 2019 OLY gz zola 82 ZOld 6d z zold SW YE 2014 pa 2 ZOld zz zold 12019 Su 0272019 02 Old laro 8L zOld gi 9 2 2112019 ea 21 2919 9172019 91 2019 9172014 SL vi 001 9d F anyo anor gza OL zZOld M cod 60 2019 L 90 L9 90 ZidL 80 ZOld SM o zoid 91 ING Na 10 Old S0 zold 8N H x a S0 ZOld SN y anyo anro anro anro t0 ZOIO9A pore zo zola 0 ZOI99A 84 yo z Z0 zoron seo wi zen D di 00 oia vo zo1on 8d 95 12 C a oen ZOIOOA MdL OldL Ager ING ING z Figure 10 Power and LEDs E02 Sz nr v NA3 82I8XHOF32I La sequin jueunoog SQ31 jnoxeeJg HBXH Or3I 8I QNS 8 gsnININ DIS ES ES ES E ES ES 1L QN5 v 9I aN9 SI QNO vLaND 3 S ro re ro 3 re L aN9
8. WHsvu gt gt v ISOW 39 OSIW 39 T g sow usvia er z MDT Atuo qunus saowsy Lr 5 LVZEODGZN I z 01 580 z wes ISOW m sn ML 2 isu osi anvo a T 8 SS 145 0 SOld cv s OS 195 20 SOld TAS 18 195 00 Sold ISOW Ld osi 3 SS 397 9 05 145 00 sola DAN ldS 9SZLOOIGXHOPO sen APEH 101 21202 6279 la enr enr tar Jeduinr yinoulo yoys
9. Z 1Old 719 se LOld 3 Qoid 92 9 Old Sid 82 1014 001d 98 119 101d Z 0Old 18 YE old 914 52 1019 1 QOld L 0 87 52 04 QE 0019 Ly ZE Old S05 62 0019 g se o told P ga DETOU 919 Poit ZZ 001d q 62 LOld PLH TANYA 64 52 1019 Z 001d v rra sejou OL 6d ez old Si Zif told veu 02 001d 6 zZ 1019 YI 09 1019 oid 121019 BO 02 1019 9170019 01019 SD 62 1019 co rola LEN 11 00ld arto eet a ioa Hia SI Qoid m sim sol 8L LOld POU 717 x aa 8 sir 21 09 0109 SISI 10 10id s IM L 71 0019 08 SI Old 170019 Eri zo 004 HE pi Lola ug L3 TI TOig S 21 1019 L 83 ls Oif Si ou 21019 4 104 pop L 5070019 erg Zi d vi SS s 00d y 2 Pn SAL AZA vi a6 LOld 10 001d oly ING ING SELI 90 10ld n 90 101d SIN 20 1019 EEN ano ano anro anyo m ZH oo Lold LSIN wad lt z ano anyo anwo anvo gin 30 108 2010100 HEB ep am ee bb so L ELN zo x YO TOig BS B A e uoa Kroa Sig ean V J T 95012 8 zza Dt 117 is a gen 99210 841 Age ven ING ING SdL acer ING ING D Figure 9 FPGA NAG 824I8XHOT3OI sequin jueuinoog pyeog noyeorg x8XH 0p30 SAST3XV ING ozxziepesH Lo
10. cable for programming the SRAM fabric of the iCE40HX 8K or the on board SPI flash The USB cable also powers the iCE40HX 8K evaluation board Figure 1 shows the top side of the iCE40HX 8K Evaluation Board indicating the specific features that are designed on the board mnm as LATTICE iCE40HX 8K Breakout Board SEMICONDUCTOR Figure 1 iCE40HX 8K Evaluation Board Top Side LEDs iCE40HX 8K E r3 3 e e ol eo a 0 1 spaced holes USB Figure 2 Block Diagram I Os BANK 0 LEDS 1 8 HEADER I Os FPGA iCE40HX8K CT256 BANK 1 HEADER USB USB to CONNECTOR SPI RS232 Power from USB 5V BANK 2 I Os HEADER spl san LAT TICE iCE40HX 8K Breakout Board SEMICONDUCTOR iCE40 Device This board features an iCE40HX 8K device with a 1 2v core supply It is packaged in a 256 caBGA package For a complete description of this device see HB1011 iCE40 LP LX LM Family Handbook Software Requirements You should install the following software before you begin developing designs for the evaluation board Lattice iCEcube2 Release 2012 09SP1 22498 or later Diamond Programmer Version 2 2 or later These software are available at the Lattice website Design Software amp IP page Make sure you log in to the Lattice website otherwise these software downloads w
11. ill not be visible Demonstration Design The demonstration design iCE40HX8KLED zip file contains the following files e LED VHDL vhd VHDL code e LED Verilog v Verilog code LED pcf pin constraint file LED VHDL bitmap hex Bit stream file for programming FPGA LED Verilog bitmap hex Bit stream file for programming FPGA Two source codes are provided one written in VHDL and the other in Verilog Both of these codes function identi cally This provides you with an option to use either one of the code when programming the Breakout Board When the FPGA is programmed with one of these codes the red LEDs D2 thru D9 will flash on for Y second and off for Ye second Figure 3 shows the block diagram of the Verilog or VHDL code Figure 3 Block Diagram of the Verilog or VHDL Code LED 2 12MHz CIk _12 2 Clk 4216 second pulse 5 pit counter _ 42 Decoder LED 9 The source code has two counters that are used to divide the 12MHz clock by 216 and 96 generating a approxi mately 1 2 second pulse This pulse along with the decoder will turn the LEDs 02 thru D9 on for second and off for Ye second The decoder can be modified to have any type of LED sequence by changing either the VHDL or Verilog code When the board is plugged into a USB port a 5 volt power is applied to the board that will light a green LED D11 After the FPGA has been programmed a green LED
12. r 1 SIOd 0 Old Ze 8 9009010 019 2090 00 Old SE SE 9200 90 5019 9700 60 tOId l 9 00 20 Old LE ZE g Hg0dQ L 4 9190 82 COIS ZNISO S0LdQ IZ Old Sc 92 9190 22 Old EZ vo gLLda Ez Old r4 22 90 92 9 9 99 Vrldd e2_ 0ld 8L 02 9710 62 Old SSLdQ 1 Old L BL VSLdQ 0 Old SL 9L S8Lda ZE Old Gordes Old 961 90 6 Old m En S LdQ SE Old 8zzda sr Old 6 OL 8B0zZda Lr Old L 8 VEcdQ 9v Old anto Wo ovo DOA lt sszaq is old vozaq os Old VSZdQ 0S Old SH SvZdQ 6y Old VrZd 8v Old Vrzd i8y OId Fi SeZdQ Old 01 SZzdQ Sy Old Vzzd vv cold 1 aizdq e cold EN vizagrzy cold S0zdQ Ly Old 2 0 0 Old 86LdQ 6 Old ZW velaarse cold SX getda ze cold ELI veLday9e cold 91 a 1aq se cold WL cold goLdQ ce cold En V9LdO ZE old 8SLdQ Old azzda sy Old SOZdd i Old 86LAAI6E Old 88Lda ZE Old SZIdQ S Old S9Idd Old 8S LdQ I Old 51 i raae told bi verae 019 SrLdQ ez told LO voLda ez 0ld vrLda 8z Old er SELdQ ZZ Old iibi si vzida tz Old ALda ez old 2 VILdQ ZZ Old gotda tz told a VOLda 0z old 860dQ 6L Old 9 Old 8090 21 Old 23 kok Sola E
13. san LAT TICE SEMICONDUCTOR iCE40HX 8K Breakout Board User s Guide November 2013 EB85 01 0 san LAT TICE iCE40HX 8K Breakout Board SEMICONDUCTOR Introduction Thank you for choosing the Lattice iCE40HX 8K Breakout Board This document provides technical information and instructions for using the iCE40HX 8K Breakout Board This kit is based on the Lattice iCE40 HX8K CT256 high performance FPGA device Two source codes one written in Ver ilog and the other in VHDL are available to download for the iCE40HX 8K Breakout Board Both codes are func tionally the same The contents of this user s guide include demo operation top level functional descriptions of the various portions of the evaluation board descriptions of the on board connectors switches a complete set of schematics and the bill of materials for the iCE40HX 8K Evaluation Board Features The iCE40HX 8K Breakout Board includes iCE40HX 8K Evaluation Board The iCE40HX 8K Evaluation Board features the following on board capabili ties iCE40HX 8K CT256 device 8 user accessible LEDs SPI Flash for programming configuration 40 pin 0 1 header for user connectivity 0 1 holes for user connectivity FTDI 2232H for USB interface 12Mhz oscillator Jumpers to select programming the SPI flash or iCE40HX 8K Pre loaded Demo The kit comes with a default design that flashes the LEDs on and off USB connector Cable A mini B USB
Download Pdf Manuals
Related Search