TPS2410EVM and TPS2411EVM User's Guide
Contents
1. T P punoj9 Sd noo T SLTOAS E leo 3 Bee E er jo no poo Zidi Se LINANI TOMAS lea 9 6 IVIS i z x ab Sau IVIS au YO E o Ne asim o zzp saduunp Weu er o 9r LA x 3 a del ka ka D a E E MOL n Ol n iL 13 qN3 pue o CU zy X bo ou SLIOAS e ET 28 E aasa M bi u M Lal 6 9 m EL anii x M LAO u TT 7 ldl PG T z BHO MSc T gj Mi SY Bd fal MdOLvZSdl L IIS ED OL IN tdl Sdl e ois P L dwa wzoy Ip Sd Tel eu E dl I gt Weal ed re ecissa 21SS8 Sib Gi I T T zs ts yO bya Les E ds FR 290CCANZ ANG ELE ANG ELE Zdl Ll E co s zo o 1000013N ET um gp ira ES ab a tdl y 2 ATA Ala ALA A SA A das ojos S A ouem A aueum E ae wos paJamod PPA 0j C 7P 04 LLP I avis a009 nva y wos pasamod PPA 40 Z Zn 0 EE amp g amd 9 wen pasamod PPA Jo Z Zr 0 Zr im XOL XOL T oLz ez el 94 sus eu za la ki SLIOAS PER SHOA S 13350M 24 Bumup wajqosd D S aay uaym an Linw4 A9 0 gt AO PUD Ag Q lt SI AN UBUM y Q 0009 Md 46y St 210 131S0W SU USUM yI 031 LVIS 11 TPS2410 EVM HPA204 SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated Xi TEXAS INSTRUMENTS o o E VAY 4 12. Connect the power supplies and load to the TPS2410 test card as shown in Table 3 Loading less than 30 A is safe for IRI3713S The load can be a test load or the actual system load Table 3 Power Supply Connection Connection Supply Terminal PS1 V PS1 J12 PS1 PS1 J312 IN1 J5 PS1 GND PS1GND J10 PS2 V PS2 J18 PS2 GND PS2GND J19 5V 5V J20 2 5GND GND J20 1 Load Load V J7 Load GND J11 3 7 OVand UV Setup Set the OV and UV pots for each input voltage selected and re adjust these pots when the input voltage range is changed For this example PS1 and PS2 are 12 V 20 Set PS1 to the under voltage set point 9 6 V and adjust R13 until TP7 measures 0 6 V reference Table 4 Set PS1 to the over voltage set point 14 4 V and adjust R12 until TP10 measures 0 6 V Complete this procedure for channel 2 Set the power supply voltages PS1 and PS2 to the typical input 12 V Table 4 UV and OV Setup Supply Setting Potentiometer Test Point PS1 UV R13 TP7 PS1 OV R12 TP10 PS2 UV R32 TP24 PS2 OV R31 TP26 3 8 Test Points Table 5 lists some common test points for observation There are more test points shown on the schematic Table 5 Common Test Points Function TP Channel 1 TP Channel 2 A TP2 TP18 C TP9 GATE TP11 TP22 OV INPUT TP10 TP26 UV INPUT TP7 TP24 FAULT TP8 TP25 PG TP4 TP20 TPS2410 EVM
3. HPA204 SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated A TEXAS INSTRUMENTS www ti com LED Indicators 3 9 RSET RSET is usually used in TPS2411 and sometimes in the TPS2410 to program the MOSFET turn off point The RSET calculation from the data sheet is R x 470 02 RSET Vopr 0 00314 1 Calculate the RSET resistor For the PS1 channel remove jumper J3 and connect an ohm meter from J3 2 to GND Adjust pot R8 for the calculated resistance value Install the jumper J3 1 2 Repeat for the PS2 channel RSET Pot R26 and jumper J15 The component reference designators for each channel is summarized in Table 6 Table 6 RESET Resistor Setting RSET Pot Jumper Measure R8 J3 J3 2 R26 J15 J15 2 3 10 Test Methods The EVM has many operating configurations to view the system response The user can make modifications to the EVM jumpers and test other set ups 3 11 Adjust Input Power Supplies Vary the input voltages to observe system behavior Jumpers can be set as in Table 2 Turn the power supplies to the application typical volts for this paper we will use 12 V The load is shared between the supplies Both gates will be on and the power supply current meters show output Decrease one supply voltage slightly and note the gate on that channel pass FET turn off and the other channel FET gate increases to keep the FET on to supply the load Ob
4. www ti com EVM Assembly Drawings and PCB Layout EVM Assembly Drawings and PCB Layout 00000000000000 00000000000000 A 00000000000000 6 00000000000000 00000000000000 O O O 5 O 1 00000000000000 o 00000000000000 dli a E 60000000000000 ME D 0000 0000 A ew 0000000000 E B 0000000000 OE L1 Figure 12 Top SLVU181A October 2006 Revised February 2012 Submit Documentation Feedba
5. 000 0000000000 0000000000 0000000000 0000000000 y 88888 88888 o o 00 9o 9o D ima 9o m gw gw JU D Nat Nu Vu o o o ie Nas e 888888 my gp J d o 9o o SES 88888 e o o D oo b di did 2006 o o J o o are gw o JU m i m CU x o o X o o o o a J Nat Nu ef sa D Ak ak Ak ar ar ar 3 J Figure 14 Internal 2 Copyright O 2006 2012 Texas Instruments Incorporated oo IB TEXAS INSTRUMENTS www ti com SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback IB TEXAS INSTRUMENTS www ti com ae xy ae wg ae xy 479 a LIL m CU Na Nal Va 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 y 88888 88888 o o 00 9o 9o D ima 9o m gw gw JU D wf Na Nal o o o ie Nas e 888888 my gp J d o 9o o SES 88888 e o o D oo Nat WA Nu 2006 o o J o o are gw o JU m i m CU x o o X o o o o a J Nat wf Vu sa D Ak ak Ak ar ar ar 3 J Figure 15 Bottom SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated EVM Assembly Drawings and PCB Layout oo TPS2410 EVM HPA204 17 Li
6. 90 mA 14 O SOT23 ZVP3306F0 1 Q14 Trans P channel JFET 30 V SOT 23 SST270 0 Q15 Q17 MOSFET N channel paceholde SO8 DNP Q21 Q23 0 Q18 Q20 MOSFET N channel placeholder DPAK DNP Q24 Q26 4 Q2 Q3 Q9 Q10 MOSFET N channel 100 V 0 17 A 6 Q SOT23 BSS123c 0 Q4 Q5 Q11 MOSFET N channel 30 V 260 A 3 mQ SMD 220 IRL3713SPBF Q12 3 Q6 Q7 Q13 MOSFET N channel 30 V 260 A 3 mQ SMD 220 IRL3713SPBFV 2 R1 R19 Resistor chip 10 Q 1 10 W 5 0805 STD 4 R12 R13 R31 Potentiometer 3 8 cermet single turn flat 50 0 375 sq inch 3386P 50K R32 kQ 1 R15 Resistor Power Metal Strip 10 5 W 1 4527 WSR5 1RO 1 R86 1 R16 Resistor chip 100 1 16 W 1 0603 STD 2 R17 R30 Resistor chip 1 KQ 1 16 W 1 0603 STD 1 R18 Resistor chip 2 kO 1 10 W 596 0603 STD 4 R2 R3 R20 Resistor chip 270 O 1 16 W 196 0603 STD R21 0 R4 R22 Resistor chip 10 KO DNP 1 16 W 1 0603 STD 8 R5 R6 R10 Resistor chip 10 kO 1 16 W 196 0603 STD R11 R23 R24 R28 R29 SS Rz E MFG s components 18 TPS2410 EVM HPA204 These assemblies are ESD sensitive ESD precautions shall be observed These assemblies must be clean and free from flux and all contaminants Use of no clean flux is not acceptable These assemblies must comply with workmanship standards IPC A 610 Class 2 Ref designators marked with an asterisk cannot be substituted All other components can be substituted with equivalent SLVU181A October 2006 Rev
7. E gt La o 1 pibog INdJI9 ay uo paljpisul jou si yod 44 ay JOU sejboipui enjpA juauoduoo ayy Ul ING I 3 SOON suco y apuna edo 1 ayol HA puNos9 ZSd dd Zedi od esues ZSd I dl Edl 6ZdL gzdl 31VINdOd JON 00 ge doo Spod 1591 lo Sd L2dl asuas ZSd Ven SO saonap wopous die inui ayy 0 sejddo au qN3 ue so asn AQ voie 0 p iapoaH Flo puo g 910 10 pub gib Buisn uaym c z 129uuo i 8 ser ANO JUL SE E nG gt o Ca 18 LE MOL m MOL no o o ES ES ceu Ley o V ur o o an ERES mg emg Eeler Ser LI ML e PEO 14801 ezo 8 A s 2 c RIRH Hansa Mrs T 3 arp ME I Ki Hv auy J Sta 9zdl uo iL 1 zi WE vse gt 6 D tal dAg ISS e 3d00zz X fi z Lal ji 612 Czdi yi 9d Gan amp Ud ZZdi E MdaLbZSaL ba OL OL DOE 6 dag zn Z LISY I Fo Ke 678 seu Di 8L 000 13N ial LA 253 NO Az ey LZY li N D I i 001 92s FET Z1SS8 GN H N Ga ZSd E a Zi S z s Zio LO i 9 4 9 E J90cCdAZ ANG ELE ANO ELLE 8ldl pz sz issa sy oun a 60 sole 80 Lidl ela ela z v0OO0LJN ayol ga SH pnia oa win d A gt Z1 AS 480 2 A OLEIN nb OLEIN nyA oue to pasamod s03 PPA ms D E y Wo4 pasamod SOT PPA 404 Z BLM 0 C OLP 2 9 Wosy pasamod SAT
8. I PPA 40 SD 0 L WHOL 5 AOL O 0 7 ez el yeu S cos zzy Iza EN 61x PA A SITOAS 910 ba 13S0N au Bujaup Wajqoud St ajay DUM I 037 Dr 9 0 gt AO PUD AS Q lt SL An ueum t s 2306 134SON au Schematics Submit Documentation Feedback SLVU181A October 2006 Revised February 2012 Copyright O 2006 2012 Texas Instruments Incorporated TPS2410 EVM HPA204 12 IB TEXAS INSTRUMENTS www ti com Schematics DO NOT POPULATE These are shadow devices to allow testing with different footprint parts The DPAK devices are over loyed on the topside D2PAK devies The SOB devices are located on the backside NETO0001 Located on solder side Q7 Alternate Pattern Q5 Alternate Pattern Q4 Alternate Pattern VDD_1 5 BY RSET 1 RSVD 1 GATE GATE eve 2 i VDD 2 us 1 RSET 2 4 2 NET00004 Q16 Alternate Pattern Q14 Alternate Pattern Q13 Alternate Pattern TP41 5 Volts GND Notes 1 DNP in the component value indicates that the part is not installed on the circuit board Figure 11 SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 13 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated A Texas INSTRUMENTS
9. Using the TPS2410EVM User s Guide di TEXAS INSTRUMENTS Literature Number SLVU181A October 2006 Revised February 2012 j Users Guide TEXAS SLVU181A October 2006 Revised February 2012 INSTRUMENTS TPS2410 EVM HPA204 This user s guide is to facilitate operation of the TPS2410 and TPS2411 evaluation module It is used by an engineer or technician and supplements the TPS2410 11 data sheet schematics and circuit board labeling 1 Introduction The TPS2410 controls an N channel MOSFET to operate in circuit as an ideal diode The MOSFET source and drain voltages are monitored by TPS2410 pins A and C The TPS2410 drives the MOSFET gate high if VAC exceeds 10 mV and turns the MOSFET off if VAC falls below a threshold that is both programmable and dependent on the choice of TPS2410 or TPS2411 The TPS2410 has a turn off point of 2 5 mv Vac TPS2411 is similar to TPS2410 when RSET is open and has a resistor programmable MOSFET turn off point The TPS2411 can even be set to a slightly negative shutdown allowing for some voltage back current Figure 1 shows the conventional wire OR of power supplies with diodes Each diode D1 and D2 is replaced by a TPS2410 and MOSFET eliminating the voltage and power loss in the diode The evaluation module is set up to wire OR two power supplies for redundant power to a load using two TPS2410s and MOSFETs This document contains setup and user information about this evaluation module to assi
10. ck 14 TPS2410 EVM HPA204 Copyright O 2006 2012 Texas Instruments Incorporated IB TEXAS INSTRUMENTS www ti com EVM Assembly Drawings and PCB Layout 00000000000000 SCH oooooooooooooo O 2 ae ae 00000000000000 ar Ne 00000000000000 H H 00000000000000 Ne Na 00000000000000 ae ae g 90000000000000 Na vs 00000000000000 ii ji 00000000000000 800000000000000 T MEME NS 8 88 88 o ooo O O 990 oo a 000 O O o B rure 000 00000 000 O o o o 900 5 000 m O el ooo 5 A O oo 9 e 000 o E o E 000 ns P 8 000 ae ae o 9 000 xy a e a LESS D a 000 PEN PEN D o 000 a e xy 88888 88888 d 000 ae ae 5 d o D D ooo a e a e o o o DO ooo o oo o o ooo o o 000 000 bo a D 000 INTE 352 So So 5 E o 000 o O co O gs 000 88888 D I ooo O lt 0 QE GO O On 1 999 000 B o o 000 o o o E ooo o a e 000 S 000 de ws i i 15 Ba ooo e 000 P d b 4 88888 90000 9 000 o a iin a D SE iis 2 i o e e a n n 000 a Ng B o no o o 000 o oo 000 o O O o O o H D D O O O O gt a o o o O o O o o o E oon a Figure 13 Internal 1 SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 15 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated EVM Assembly Drawings and PCB Layout 16 ae xy ae wg ae xy TPS2410 EVM HPA204 gw CIL m CU Nat Na Vu 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000
11. dback Copyright O 2006 2012 Texas Instruments Incorporated INSTRUMENTS MOSFET Configurations www ti com 2 MOSFET Configurations The TPS2410 EVM is supplied with IRL3713 MOSFETS These MOSFETs can be replaced with user selected parts if desired as there are alternative MOSFET footprints that accept N channel parts in D2PACK DPACK and SOIC packages The schematic is shown in Section 4 The MOSFETs are configured to operate as singles with only Q6 and Q13 populated as supplied They may be configured to operate in parallel on the PS1 channel by populating Q6 and Q5 and shorting drain to source on Q4 Similarly for parallel operation on the PS2 channel populate Q13 and Q12 and short drain to source on Q11 MOSFETs can be configured back to back by populating only Q4 and Q5 on channel 1 and Q12 and Q11 on channel 2 In single or parallel configurations the body diode of the MOSFET limits Vac to 0 7 V For back to back MOSFETs there could be a danger of exceeding the V operating maximum 5 V The Vac protect circuit is a low powered FET that is turned on when Vac approaches the maximum 3 LED Indicators Each channel has LED indicators for fault FLTB gate status STAT and power good PG Table 1 summarizes the indicators Each is indicator is labeled on the circuit board for easy reference Table 1 LED Indicators Indicator Channel 1 Channel 2 LED On Fault FLTB D3 D8 Fault on Gate Status STAT D2 D7 Bad gate on Power Good PG D1 D6 Po
12. ised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated IB TEXAS INSTRUMENTS www ti com List of Materials Table 7 HPA204E1 List of Materials continued COUNT RefDes Description Size Part Number 2 R7 R25 Resistor chip 10 O 1 16 W 196 0603 STD 2 R8 R26 Potentiometer 100 kO 3 8 cermet single turn 0 375 sq inch 3386P 50K flat 0 R9 R27 Resistor chip 40 2 kO DNP 1 16 W 196 0603 STD 1 1 Switch 1P1T 20 mA 15 V 0 240 x 0 256 EVQPAD04M 2 SH1 SH2 Short jumper 25 TP1 TP12 Test point white thru hole 0 125 x 0 125 inch 5012 TP16 TP27 TP41 10 TP13 TP15 Test point SM 0 150 x 0 090 0 185 x 0 135 inch 5016 TP28 TP32 TP35 TP36 0 TP33 TP34 Test point SM 0 150 x 0 090 0 185 x 0 135 inch 5016 DNP TP37 TP40 U1 U2 IC N 1 Supply and Voltage OR Controller PW14 TPS241xPW U3 U4 PW8 DNP 1 PCB 7 In x 4 25 In x 0 3 In HPA204 SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 19 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections modifications enhancements improvements and other changes to its products and services at any time and to discontinue any product or service without notice Customers should obtain the latest relevant information before
13. om TI under the patents or other intellectual property of TI Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties conditions limitations and notices Reproduction of this information with alteration is an unfair and deceptive business practice TI is not responsible or liable for such altered documentation Information of third parties may be subject to additional restrictions Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice Tl is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parties have executed an agreement specifically governing such use Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications and acknowledge and agree that they are solely responsible for all legal regulatory and safety related requirements concerning their products and any use of TI products in such safety critical applications notwithstanding any applications rela
14. placing orders and should verify that such information is current and complete All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty Testing and other quality control techniques are used to the extent Tl deems necessary to support this warranty Except where mandated by government requirements testing of all parameters of each product is not necessarily performed TI assumes no liability for applications assistance or customer product design Customers are responsible for their products and applications using Tl components To minimize the risks associated with customer products and applications customers should provide adequate design and operating safeguards TI does not warrant or represent that any license either express or implied is granted under any TI patent right copyright mask work right or other TI intellectual property right relating to any combination machine or process in which TI products or services are used Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof Use of such information may require a license from a third party under the patents or other intellectual property of the third party or a license fr
15. rporated IB TEXAS INSTRUMENTS www ti com Scope Traces PSI 100mVidiv GATE2 10 V div ua LOAD 200 mv div Figure 5 PSI Set to Standby eerte GATE1 10 Vidiv Ideeen i STAT 5 Vidiv FAULT 5 Vidiv PG 5 Vidiv Figure 6 PSI Set to Standby SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 9 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated Scope Traces 10 TPS2410 EVM HPA204 rented mime sar tae e aee HH Pt nel E odi GATE1 10 Vidiv STAT 5 Vidiv FAULT 5 V div HEN PAA AN AG WA AA AA a BAKYA vie IT i PG 5 Vidiv i i i i Figure 7 PS2 On PSI Turned On From Standby GATE1 10 V div STAT 5 Vidiv FAULT 5 V div PG 5 Vidiv Figure 8 PSI Turned On From Standby IB TEXAS INSTRUMENTS www ti com SLVU181A October 2006 Revised February 2012 Copyright O 2006 2012 Texas Instruments Incorporated Submit Documentation Feedback di TEXAS INSTRUMENTS Schematics www ti com 5 Schematics verset punoa9 poo Sidi ELE Lo m f a PADOQ INDIO ayy uo palj Disul 3ou si pod woo BY ul ANG S9JON ay YDU Sajbslpul an DA 1ueuod Y asimiaujo z Jedunf puo Ag uy seet 1Sd A 40 Z Jadwnp eir
16. serve the FET gates with a scope With a voltmeter verify Vos for the on channel to be tens of millivolts 3 12 Glitch Maker Remove the jumper from J5 to J12 and connect the power supply to J12 This reduces the bulk capacitance at the PCB power supply input Set power supplies up for equal or slight differential voltage so that the PS1 supply is contributing to the load Press momentary switch S1 labeled PULSE The switch closure places a 1 Q load across the input power supply for 100 us Observe the effect of an input power supply glitch Scope on the MOSFET gates load voltage TPS2410 fault output STAT PG 3 13 Load Change A dynamic change to the load can be made by switching additional load on or off with an external switch Some power load test equipment can be used to dynamically change the load SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 7 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated IB TEXAS INSTRUMENTS Scope Traces www ti com 4 Scope Traces PSI 1 Vidiv GATE1 10 V div GATE2 10 V div LOAD 1 Vidiv Figure 3 PSI Shorted Loaded Jl PSI 100 mV div GATE2 5 Vidiv po og fan a O ao ond GATE1 10 V div LOAD 500 mV div Figure 4 PSI Glitched 8 TPS2410 EVM HPA204 SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Inco
17. st of Materials 7 List of Materials Table 7 HPA204E1 List of Materials 2 IB TEXAS INSTRUMENTS www ti com COUNT RefDes Description Size Part Number 2 C1 C18 Capacitor ceramic 25 V 0 01 uF X7R 20 0603 STD 1 C13 Capacitor ceramic 16 V 0 1 uF X5R 20 0603 STD 0 C14 Capacitor ceramic 25 V X5R 1096 0603 Do Not Populate DNP 1 C17 Capacitor ceramic 25 V 1 uF X5R 20 0805 ECJ2FB1E105M 2 C2 C19 Capacitor ceramic 50 V 2200 pF X7R 10 0603 STD 0 C3 C4 C21 Capacitor ceramic 25 V 1 nF_DNP X7R 10 0603 STD C22 2 C5 C20 Capacitor ceramic 25 V 100 uF 100 pF X7R 0603 STD 10 YA C6 C9 C11 Capacitor OSCON SM 100 uF 20 V 20 G Case 20SVP100M C16 C23 C26 7 C7 C8 C12 Capacitor ceramic 25 V 22 uF X5R 20 1210 ECJ4YB1E226M100M C15 C24 C25 C27 6 D1 D3 D6 D8 Diode LED green 0 114 x 0 049 inch LN1371G 4 D4 D5 D9 D10 Diode zener 4 3 V 350 mW SOT 23 BZX84C4V3T 0 E1 E6 Pad TH DNP 0 038 inch 8 J1 J3 J4 J6 Header 2 pin 100 mil spacing 36 pin strip 0 100 inch x 2 PTC36SAAN J9 J13 J15 J17 4 J2 J8 J14 J16 Header 3 pin 100 mil spacing 36 pin strip 0 100 inch x 3 PTC36SAANI 1 J20 Terminal block 2 pin 6 A 3 mm to 5 mm 0 27 x 0 25 inch ED1514 7 J5 J7 J10 J12 Screw terminal 30 A 0 470 x 0 470 inch 8196 x J18 J19 2 Q1 Q8 MOSFET P channel 60 V
18. st with the operation of TPS2410 2y re ke IH Q V1 TPS2410 GND V LOAD eo GND V1 gt D2 GND A2 C2 TPS2410 One TPS2410 and N Channel MOSFET Replaces One Diode Figure 1 Conventional Wire OR Power Supplies 2 TPS2410 EVM HPA204 SLVU181A October 2006 Revised February 2012 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated IB TEXAS INSTRUMENTS www ti com Introduction Reference Figure 2 a block diagram of the TPS2410EVM and TPS2411EVM The 5 V supply is used to power status LEDs It is jumper selected to power VDD on the TPS2410s and the glitch circuit if the control voltage is less than 3 0 V The status outputs turn on LEDs to give a visual condition of the system Fault power good and gate status are displayed The Glitch maker discussed in the Test Methods Section applies a 1 O load to the input supply for 100 us This disruption allows the user to scope test points and observe system recovery The RSET resistor is used to program the turn off point of the TPS2411 TheFilter compensates for system noise The UV and OV circuits set permissible limits for input operating voltage Glitch Channel 1 TPS2410 FILTER STATUS VAC Channel 2 Protect TPS2410 FILTER STATUS Figure 2 EVM Block Diagram 5V PS SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 3 Submit Documentation Fee
19. ted information or support that may be provided by TI Further Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety critical applications TI products are neither designed nor intended for use in military aerospace applications or environments unless the TI products are specifically designated by TI as military grade or enhanced plastic Only products designated by TI as military grade meet military specifications Buyers acknowledge and agree that any such use of TI products which TI has not designated as military grade is solely at the Buyer s risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO TS 16949 requirements Buyers acknowledge and agree that if they use any non designated products in automotive applications TI will not be responsible for any failure to meet such requirements Following are URLs where you can obtain information on other Texas Instruments products and application solutions Products Applications Audio www ti com audio Automotive and Transportation www ti com automotive Amplifiers amplifier ti com Communications and Telecom www ti com communications Data Converters dataconverter
20. ti com Computers and Peripherals www ti com computers DLP Products www dlp com Consumer Electronics www ti com consumer apps DSP dsp ti com Energy and Lighting www ti com energy Clocks and Timers www ti com clocks Industrial www ti com industrial Interface interface ti com Medical www ti com medical Logic logic ti com Security www ti com security Power Mgmt power ti com Space Avionics and Defense www ti com space avionics defense Microcontrollers microcontroller ti com Video and Imaging www ti com video RFID www ti rfid com OMAP Mobile Processors www ti com omap Wireless Connectivity www ti com wirelessconnectivity TI E2E Community Home Page e2e ti com Mailing Address Texas Instruments Post Office Box 655303 Dallas Texas 75265 Copyright 2012 Texas Instruments Incorporated
21. tized J8 Jumper J8 is the gate voltage for the Glitch FET Jump J8 2 3 when the PS1 voltage is greater than 5 V Jump J8 1 2 to use the 5 V supply when PS1 is less than 5 V J16 Jumper J16 2 3 connects pin C to the load for single or parallel FETs Connect J16 1 2 to protect the pin A and C inputs when output FETs are configured back to back 3 5 Procedure Jumper Set Up An initial jumper setup is recommended in Table 2 The module has flexibility to operate in other modes Change jumpers to operate in other configurations as required after getting started After the initial setup reference the schematic and set jumpers as required for testing Other J reference designators on the schematic are simple connectors Table 2 Initial Jumper Settings Jumper Function Selection Comment J1 5 V to Voo CH1 Open J2 A or C to Vpp CH1 Jumper 2 3 Connects A J3 Install to use RSET CH1 Open J4 In to disable OV channel 1 Open J6 In to OR STAT lines Open J8 5 V or PS1 to gate of PS1 pulse Jumper 2 3 Connects PS1 J13 5 V to Vpp CH1 Open J14 A or C to Vdd CH2 Jumper 2 3 Connects A J15 Install to use RSET CH2 Open J16 Connects the load to CH2 C or FET Jumper 2 3 Connects C J17 In to disable OV Channel 2 Open SLVU181A October 2006 Revised February 2012 TPS2410 EVM HPA204 5 Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated LED Indicators 3 6 Power Supply Connection IB TEXAS INSTRUMENTS www ti com
22. wer good on 3 1 User Circuits There are two sections of the circuit board with plated through holes for user defined circuits 3 2 Materials Needed TI Supplied e TPS2410 evaluation module e TPS2410 reference design documentation e TPS2410 data sheet 3 8 User Supplied 2 power supplies for wire OR to load up to 25 A 1 5 V power supply to supply EVM Power supply cables Load active load power resistors or actual load e Oscilloscope Current probe Differential probe 4 TPS2410 EVM HPA204 SLVU181A October 2006 Revised February 2012 IB TEXAS Submit Documentation Feedback Copyright O 2006 2012 Texas Instruments Incorporated A TEXAS INSTRUMENTS www ti com LED Indicators 3 4 Jumper Description Jumpers J1 J2 J13 J14 Vop can be powered by the input power supply pin A Jump J2 2 3 and J14 2 3 When it is powered by the load pin C jump J2 1 2 and J14 1 2 If A and C are less than 3 V connect the 5 V to Von jumper J1 1 to J2 2 and J13 1 to J14 2 J3 J15 Jumpers J3 and J15 connect a pot to the RSET pin when testing the TPS2411 These jumpers are normally left open when testing the TPS2410 J4 J17 Jumpers J4 and J17 are open to enable the UV and OV inputs to the TPS2410 J6 Jumper J6 is on to connect the STAT pins together on both TPS2410 channels When the STAT pin is low the turn off of the channel powering the load is de sensi
Download Pdf Manuals
Related Search