Home

ELECTED/`vac SYSTEM

1. A logic analyzer to be embedded within a PLD may be implemented in a wide variety of manners depending upon the type of PLD signal type and number to be monitored depth of data desired memory available control signals from the user s computer and preferences of the designing engineer etc By way of example logic analyzer 260 is one particular example of how such a logic analyzer may be implemented The embedded logic analyzer is controlled by the user from a computer external to the PLD and operates to capture any of a variety of internal signals that the user wishes Once logic analyzer 260 has been programmed into a PLD it receives a variety of inputs from signals within the PLD Collectively these signals are called logic connections or system interface signals 262 Signals to monitor 302 are those signals internal to the PLD that the user had specified in step 108 to be monitored by the logic analyzer System clock 304 is the system clock specified in step 112 that the user wishes to clock input to the logic analyzer Trigger signals 306 are those signals specified in step 114 that the user wishes to compare to a trigger condition 308 that was also specified in step 114 Logic analyzer 260 also communicates with an external computer from which it receives commands and other information and to which it transfers information including the current status of logic analyzer 260 and data captured from the PLD Such communication may take
2. Zuveri et al Herrmann et al Beenstra et al 714 39 Veenstra et al 714 39 OTHER PUBLICATIONS Robert R Collins Overview of Pentium Probe Mode www x86 org articles probemd ProbeMode htn Aug 21 1998 3 pages Robert R Collins ICE Mode and the Pentium Processor www x86 org ddj Nov97 Nov97 htm Aug 21 1998 6 pages Pentium Pro Family Developer s Manual vol 1 Speci fications Intel amp Corporation 1996 9 pages Pentium Processor User s Manual vol 1 Intel Corpora tion 1993 p 11 3 cited by examiner U S Patent May 14 2002 Sheet 1 of 7 US 6 389 558 B1 10 16 2 COMPUTER P SYSTEM FILE SERVER 24 COMPUTER SYSTEM COMPUTER SYSTEM COMPUTER SYSTEM 252 EMBEDDED LOGIC ANALYZER FIG 5 U S Patent May 14 2002 Sheet 2 of 7 US 6 389 558 B1 BEGIN DESIGN OF PROGRAMMABLE LOGIC DEVICE OBTAIN SYSTEM SPECIFICATION 52 CREATE TOP LEVEL BLOCK DIAGRAM 54 GENERATE DESIGN FILE TEMPLATES pecca SIMULATE BLOCK 60 COMBINE BLOCKS 62 W OPTIMIZE DESIGN PERFORMANCE 68 PROGRAM CONFIGURE LOGIC DEVICE AND TEST IN SYSTEM 70 FIG 2 U S Patent May 14 2002 Sheet 3 of 7 US 6 389 558 B1 100 Jf BEGIN EMBED LOGIC ANALYZER CAPTURE AND VIEW RESULTS FIG 3A GENERATE DEVICE DESIGN AND COMPILE 102 PROGRAM DEVICE PLACE DEVICE IN OPERATING CONDITIONS 104 AND OBSE
3. S patent application Ser No 08 958 670 naming D Mendel as inventor entitled Paral lel Processing For Computer Assisted Design Of Electronic Devices U S patent application Ser No 08 958 626 nam ing F Heile et al as inventors entitled Interface For Compiling Design Variations In Electronic Design Environ ments U S patent application Ser No 08 958 778 naming T Southgate as inventor entitled Method And Apparatus For Automated Circuit Design U S patent application Ser No 08 958 434 naming T Southgate et al as inventors entitled Graphic Editor For Block Diagram Level Design Of Circuits U S patent application Ser No 08 958 432 naming T Southgate et al as inventors entitled Design File Templates For Implementation Of Logic Designs U S patent application Ser No 08 958 414 naming T Southgate as inventor entitled Method For Providing Remote Soft ware Technical Support U S patent application Ser No 08 958 777 naming T Southgate as inventor entitled Method For Simulating A Circuit Design U S patent application Ser No 08 957 957 naming F Heile et al as inventors entitled Workgroup Computing For Electronic Design Automation U S patent application Ser No 08 958 798 naming F Heile as inventor entitled Local Compilation In Context Within A Design Hierarchy and U S patent application Ser No 08 958 431 naming F Heile as inventor entitled Electronic Design
4. Upon receipt of an unload data command state machine 330 sends a signal 352 to enable read address 10 15 20 25 30 35 40 45 50 55 60 65 16 counter 338 to step through addresses in memory 342 This signal 352 is also sent to shift register 344 to enable it to convert the data words from memory 342 into a serial format Signal 352 is also sent to serial data multiplexer 384 to allow the serial data output signal 398 from shift register 344 to drive the serial data out pin 326 Upon receipt of a read status command debug mode state machine 330 sends a read status signal 392 to status register 382 When this signal is present status register 382 shifts the values of status bits out on output signal 396 through serial data multiplexer 384 to serial data out pin 326 In this fashion the external computer may issue commands to the logic analyzer transmit data to the logic analyzer and receive data from the logic analyzer via debug interface 264 In particular the external computer may determine the status of the logic analyzer at any time via debug interface 264 When the user has issued a set trigger command debug mode state machine 330 sends set trigger signal 390 to trigger register 380 Trigger register 380 may be imple mented as a shift register which converts serial data from the serial data in signal 320 into a parallel format which is stored as trigger condition 308 Alternatively se
5. elements that make up the electronic 10 15 20 25 30 35 40 45 50 55 60 65 14 system PLD 16 has been configured with a user logic design 256 and an embedded logic analyzer 260 User logic 256 is configured with a design according to the methodology described in FIG 2 or any other suitable design method ology Embedded logic analyzer 260 has been incorporated into PLD 16 according to one embodiment of the invention described in FIGS 3A and 3B Logical connections 262 allows signals from user logic 256 to be transmitted to logic analyzer 260 These signals may include a system clock trigger signals signals to monitor etc Pins of PLD 16 are used to connect debug interface signals 264 from the logic analyzer to correspond ing connections 266 in electronic system 252 Cable 28 is used to connect these debug interface signals to computer 18 Alternatively computer 18 may be directly connected to PLD 16 to transmit debug interface signals 264 to the PLD In this manner computer 18 transmits commands and other information to embedded logic analyzer 260 and receives information from the logic analyzer without directly inter rupting or affecting the functional operation of electronic system 252 PLD 16 is thus configured to perform both the functions of user logic 256 and embedded logic analyzer 260 FIG 6 is a block diagram of embedded logic analyzer 260 according to one embodiment of the present invention
6. file templates will be employed to reduce the amount of labor that the designer must expend to generate the logic in the blocks In one embodiment the generation of the design file templates is done in such a way that the templates can be updated later if the top level block diagram changes Next in step 58 each of the blocks of the top level block is implemented using the EDA tool It is noted that for more complicated designs there may be additional levels of block diagrams i e blocks within blocks If changes are required at the top level then the top level block diagram is updated and the sub designs are preferably automatically updated as well Furthermore a block may be compiled through to a fitting stage for a particular integrated circuit die to provide infor mation about resource utilization timing performance etc as required for a given design As such it is envisioned that some timing optimization may be performed during step 58 This sequence illustrates a style of design in which an engineer first designs then compiles and simulates and then returns to design again if the simulation results are not satisfactory In another style an engineer may iterate through a number of design followed by simulation loops before finally compiling the complete design Concerning block implementation order one or more of the following factors can be used to determine implemen tation order 1 the complexity of a block 2 the un
7. of memory 342 Otherwise the read address 394 is connected to address 368 of memory 342 In this example memory 342 has a width representing symbolically the depth or number of samples to store in memory while the height of memory 342 represents sym bolically the size of a word stored The number of samples stored in memory 342 also indicates the sizes of counters 336 and 338 Memory 342 may be implemented in a wide variety of ways By way of example in one embodiment of the invention logic analyzer 260 is embedded in a FLEX 10K PLD available from Altera Corporation This particular PLD contains embedded SRAM memory in which it is useful to implement memory 342 Of course memory 342 may be implemented in many other types of PLDs that do not contain extra embedded memory In this example memory 342 is implemented as a first in first out FIFO memory Memory 342 stores signals 302 when running signal 360 enables the memory for writing When the user has issued an unload data command debug mode state machine 330 sends unload data signal 352 to enable read address counter 338 to begin counting Address 394 passes through address multiplexer 340 to select successive words in memory 342 A word at a time 370 is transferred from memory 342 into shift register 344 Shift register 344 also called a parallel to serial converter may be of any size and implemented in any fashion Words of any size may also be stored in memory 34
8. place in a wide variety of forms By way of example in the embodi ments shown communication takes place over four pins of the PLD using a serial interface constituting a debug inter face 264 Of course any number of pins may be used to perform a similar function Pins 320 and 322 transmit signals serial data in and mode select from the computer to the logic analyzer Serial data out pin 326 transmits data or status information from logic analyzer 260 to the external computer The debug clock pin 324 is connected to a debug clock signal provided by the external computer which is used to syn chronize the serial transmission of commands data and other information from the external computer to the logic analyzer and from the logic analyzer to the external com puter US 6 389 558 B1 15 Furthermore a variety of commands may be issued by the computer to the logic analyzer In one specific embodiment the logic analyzer recognizes four commands from the external computer The computer may issue an arm com mand to arm the logic analyzer a set trigger command to set the value of trigger condition 308 an unload data command to direct the logic analyzer to upload its data or a read status command in order to determine the current status of the logic analyzer Also other information may be transmitted from the external computer to the logic analyzer including information to prepare or configure the logi
9. step 108 the number of samples to be captured specified in step 110 and the trigger signals and a trigger condition as specified in step 114 Those of skill in the art will appreciate the process by which a gate level representation of a particular circuit is produced The actual gate level representation of a particular logic analyzer circuit will depend upon the particular device in which the logic analyzer will be embedded By way of example the hardware device in which to embed the logic analyzer may include any of the PLD devices available from Altera Corporation In particular any of the FLEX 10K US 6 389 558 B1 13 FLEX 8000 MAX 9000 or MAX 7000 devices work well Each of these particular devices may have different features that would affect how a gate level representation for a logic analyzer is produced For example for a FLEX 10K device with relatively large embedded memory sections this embedded memory is particularly well suited for implement ing a large FIFO first in first out memory for the logic analyzer For a device such as the FLEX 8000 without embedded memory the memory elements such as SRAM flip flops of logic cells may be used for the memory of the logic analyzer but the FIFO buffer may have to be divided over multiple cells if the memory in a single cell is not sufficiently large to accommodate the buffer Similarly a device based upon EEPROM technology may also use one or more of its logic cells for the
10. the appended claims For instance a logic analyzer may be embedded in any suitable device or circuit board that lends itself to being pro grammed Also the present invention is applicable to any type of EDA tool that is able to compile a user design Although only one example of compilation of a logic analyzer is presented variations on this compile technique may occur depending upon the device for which the design is being compiled and still take advantage of the present invention Furthermore the specific logic analyzer circuit shown is exemplary other circuits may also be used to implement a logic analyzer An interface to the logic ana lyzer from a computer may use any number of pins and any type of protocol such as serial parallel etc Therefore the described embodiments should be taken as illustrative and not restrictive and the invention should not be limited to the details given herein but should be defined by the following claims and their full scope of equivalents We claim 1 Aprogrammable logic development system arranged to debug a programmable logic device PLD said system comprising US 6 389 558 B1 19 a PLD including a logic analyzer integrated with user logic and interface pins a computer having software arranged to deliver control signals to said integrated logic analyzer via said inter face pins and a communication medium in electrical communication between said computer and said interface pins of s
11. way to connect to and monitor signals that are internal to the hardware device Unfortunately when programming a hard ware device such as a PLD it would be useful to be able to monitor some of these internal signals in order to debug the PLD Although some custom hardware devices may come ready made with some internal debugging hardware this debug ging hardware is typically hardwired to route specific inter US 6 389 558 B1 3 nal signals and cannot be readily changed by an engineer who wishes to look at other signals Also with such built in debugging it is not possible to choose any signal to monitor that the engineer desires nor can triggering signals and triggering conditions be changed by the engineer Because a PLD by its very nature is a programmable device that an engineer is attempting to program to perform a particular function it is important to the engineer to be able to customize monitored signals trigger signals and trigger conditions in order to efficiently debug any particular device Further creating an electronic design for a PLD is an iterative process that requires creative debugging by an engineer who may wish to view almost any internal signal and who may change his mind fairly frequently in the course of debugging a PLD within a system Known external and internal logic analyzers do not provide this flexibility A further drawback to using an external logic analyzer or hardwired predetermined debugging har
12. which to program a PLD It should be appreciated that the present invention may be practiced in the context of a wide variety of design methodologies By way of example the work group computing techniques and system of the present invention work well with an electronic design automation EDA software tool within the framework of the method ology of FIG 2 In step 52 a system specification for the PLD to be programmed is obtained This specification is an external document or file that describes for example the device pin names the functionality of each of the pins the desired system functionality timing and resource budgets and the like The multiple engineers within a work group will use this system specification in order to create a design with the EDA tool that will then be used to program a PLD Once the system specification is obtained creation of a design using functional block diagrams is begun In step 54 a top level block diagram is created in which connections between lower level designs blocks are specified In this block the target device speed grade and key timing requirements may be specified Those skilled in the art will recognize that this top level block may also include blocks that have already been developed or implemented or that have been obtained from a third party provider This top level block may also be converted into an HDL file or the like for use in other related design tools such as an external si
13. 2 and trans mitted to an external computer either via serial or a parallel interface Shift register 344 is loaded via load enable signal 372 and shifts out a bit at a time using debug clock 324 functioning as a bit clock Load enable signal 372 is sent by read address counter 338 to shift register 344 each time the value of address 394 is changed to cause shift register 344 to load the corresponding data word 370 from memory 342 Read address counter 338 increments address 394 every N cycles of debug clock 324 where N is the number of signals in data word 370 Successive words from memory 342 are shifted serially out via serial data signal 398 through serial data multiplexer 384 to serial data out pin 326 When unload data signal 352 is active serial data multiplexer 384 connects shift register output signal 398 to serial data out pin 326 Otherwise it connects status register output signal 396 to serial data out pin 326 In this manner signals stored in memory 342 after a trigger condition may even tually be transferred to an external computer Computer System Embodiment FIG 7 illustrates a computer system 900 in accordance with an embodiment of the present invention Computer system 900 includes any number of processors 902 also referred to as central processing units or CPUs that are coupled to storage devices including primary storage 906 such as random access memory or RAM and primary storage 904 such as a read only memo
14. 58 B1 21 issuing a command to said logic analyzer in said logic device to transfer said captured signals and receiving said captured internal signals from said logic analyzer such that said signals may be displayed on a user computer 21 A method as recited in claim 20 wherein said logic device is a field programmable gate array FPGA 22 A method as recited in claim 20 wherein said logic analyzer includes a trigger register that stores a trigger condition said method further comprising issuing a command to modify said trigger condition without recompiling said electronic design 23 A method as recited in claim 20 wherein said elec tronic design and said logic analyzer are represented using a hardware description language HDL 24 A method as recited in claim 20 wherein said logic device is a programmable logic device PLD 25 A programmable logic device PLD comprising user circuitry representing one iteration of an electronic design in a design process to create a final PLD said 5 10 15 22 user circuitry including interior circuitry that is not directly connected to I O pins of said PLD logic analyzer circuitry integrated within said PLD such that a portion of said interior circuitry is connected to said logic analyzer circuitry and control logic arranged to communicate between said integrated logic analyzer and said pins of said PLD whereby said integrated logic analyzer is arranged to capture
15. Automation Tool For Display Of Design Profile The above related applica tions are incorporated herein by reference in their entireties for all purposes FIELD OF THE INVENTION The present invention relates generally to analysis of a hardware device in connection with a computer system More specifically the present invention relates to a logic analyzer that is automatically embedded within a hardware device for purposes of debugging BACKGROUND OF THE INVENTION In the field of electronics various electronic design auto mation EDA tools are useful for automating the process by which integrated circuits multi chip modules boards etc are designed and manufactured In particular electronic design automation tools are useful in the design of standard integrated circuits custom integrated circuits e g ASICs and in the design of custom configurations for program mable integrated circuits Integrated circuits that may be programmable by a customer to produce a custom design for that customer include programmable logic devices PLDs 10 15 20 25 30 35 40 45 50 55 60 65 2 Programmable logic devices refer to any integrated circuit that may be programmed to perform a desired function and include programmable logic arrays PLAs programmable array logic PAL field programmable gate arrays FPGA complex programmable logic devices CPLDs and a wide variety of other logic and memory device
16. ISTER DEBUG MACHINE READ ADDRESS COUNTER lt LOAD ENAB J80 TRIGGER REGISTER lt SERIAL DATA IN MODE l MODE SELECT STATE 4 DEBUG CLOCK US 6 389 558 B1 DEBUG INTERFACE 264 322 324 326 SERIAL DATA QUT SERIAL DATA MULTIPLEXER U S Patent May 14 2002 Sheet 7 of 7 US 6 389 558 B1 900 a Interface Mass Storage Primary Storage Processor s Primary Network Storage Connection 912 FIG 7 US 6 389 558 B1 1 EMBEDDED LOGIC ANALYZER FOR A PROGRAMMABLE LOGIC DEVICE This application is a continuation of U S patent appli cation Ser No 08 958 435 filed Oct 27 1997 now U S Pat No 6 182 247 which in turn claims priority of provisional U S patent application No 60 029 277 filed Oct 28 1996 entitled Tools For Designing Programmable Logic Devices This application is related to U S patent application Ser Nos 09 186 607 and 09 186 608 both entitled Enhanced Embedded Logic Analyzer both filed Nov 6 1998 and is also related to the following applications filed on Oct 27 1997 U S patent application Ser No 08 958 002 naming B Pedersen et al as inventors entitled Generation Of Sub Net Lists For Use In Incremental Compilation U S patent application Ser No 08 958 436 naming J Tse et al as inventors entitled Fitting For Incremental Compilation Of Electronic Designs U
17. In one embodiment of the invention a PLD that includes embedded memory blocks such as any of the FLEX 10K family of devices available from Altera Corporation works well for implementing the present invention The embedded memory blocks are easily programmed to provide relatively large buffers as part of the logic analyzer circuit for the storage of captured information Embedded memory devices are not however necessary for the buffering of information cap tured Although devices without embedded memory may be used with the present invention they just do not lend themselves as easily to creation of relatively large buffers In devices without embedded memory buffers may be imple mented over multiple cells using available memory from each cell In step 112 a system clock signal is specified for use by the logic analyzer Any of a variety of signals available within the device may be specified as a system clock signal A device clock signal that is relevant to the signals being monitored will typically be chosen as a system clock signal In step 114 the trigger condition is specified A trigger condition may include any number of trigger signals to monitor and the logic levels that those trigger signals must have in order for the logic analyzer to trigger I e the trigger condition describes a particular state of the device When the logic analyzer is triggered it begins acquisition of data for the signals being monitored Any numbe
18. RVE MALFUNCTIONS 106 ENABLE HARDWARE DEBUGGING FEATURE OF TOOL SPECIFY SIGNALS TO BE MONITORED 108 SPECIFY NUMBER OF SAMPLES TO BE CAPTURED SPECIFY A SYSTEM CLOCK SIGNAL SPECIFY A TRIGGER CONDITION UPON WHICH TO BEGIN ACQUISITION U S Patent May 14 2002 Sheet 4 of 7 US 6 389 558 B1 FIG 3B e Jt COMPILE USER DEVICE DESIGN ALONG WITH LOGIC ANALYZER DESIGN FIG 4 118 REPROGRAM DEVICE IN SYSTEM WITH NEWLY COMPILED DESIGN CONNECT DEBUGGING INTERFACE CABLE FROM DEVICE 120 TO COMPUTER 122 USER ARMS EMBEDDED LOGIC ANALYZER EMBEDDED LOGIC ANALYZER CAPTURES SIGNALS AND 124 UPLOADS DATA TO COMPUTER 126 USER VIEWS SIGNALS FROM LOGIC ANALYZER ON COMPUTER U S Patent May 14 2002 Sheet 5 of 7 US 6 389 558 B1 200 y BEGIN COMPILE LOGIC ANALYZER ALONG WITH USER DESIGN FIG 4 ACCEPT USER DESIGN FILES 202 GENERATE A FLATTENED NETLIST REPRESENTATION 204 OF USER DESIGN PRODUCE GATE LEVEL REPRESENTATION OF 206 LOGIC ANALYZER CIRCUIT 208 CONNECT GATE LEVEL REPRESENTATION OF LOGIC ANALYZER TO FLATTENED USER DESIGN 210 PLACE AND ROUTE COMPLETE DESIGN 212 ASSEMBLE OUTPUT FILE U S Patent TRIGGER SIGNALS SYSTEM INTERFACE 262 CLOCK SIGNALS TO MONITOR 302 6 TRIG COMPA J56 30g RATOR TRIGGER SYSTEM STATE May 14 2002 388 502 334 TRIGGER CONDITION J86 Sheet 6 of 7 STATUS REG
19. US006389558B1 a2 United States Patent ao Patent No US 6 389 558 B1 Herrmann et al 45 Date of Patent May 14 2002 54 EMBEDDED LOGIC ANALYZER FOR A FOREIGN PATENT DOCUMENTS PROGRAMMABLE LOGIC DEVICE SE m 2 1992 75 Inventors Alan L Herrmann Sunnyvale Greg OTHER PUBLICATIONS P Nugent Menlo Park both of CA Joshua Marantz Enhanced visibility and performance in US functional verification by reconstruction Proceedings of the 35 annual conference on Design automation confer 73 Assignee Altera Corporation San Jose CA ence p 164 169 US Charles Stroud et al Evaulation of FPGA resources for Notice Subject to any disclaimer the term of this built in self test of programmable logic blocks Proceed patent is extended or adjusted under 35 ings of the 1996 ACM fourth international symposium on US C 154 b by 0 days field programmable gate arrays p 107 List continued on next page This patent is subject to a terminal dis Primary Examiner Gilberto Barron Jr claimer Assistant Examiner Christopher A Revak Q1 Appl No 09 610 787 74 Attorney Agent or Firm Beyer Weaver amp Thomas No LLP 22 Filed Jul 6 2000 57 ABSTRACT Related U S Application Data A technique for embedding a logic analyzer in a program 63 Continuation of application No 08 958 435 filed on O mable logic device allows debugging of such a device in its ontinuation of application No 435 f
20. aid PLD said communication medium being arranged to deliver said control signals to said PLD 2 A system as recited in claim 1 wherein said PLD is a field programmable gate array FPGA 3 A system as recited in claim 1 wherein said integrated logic analyzer includes a trigger register for storing a trigger condition and wherein said control signals include signals arranged to modify said trigger condition whereby said trigger condition may be modified by said user without recompiling said user logic 4 A system as recited in claim 1 further comprising a circuit board on which is mounted said PLD 5 Asystem as recited in claim 1 wherein said PLD further includes control logic arranged to communicate between said integrated logic analyzer and said interface pins of said PLD wherein said control signals are delivered to said integrated logic analyzer via said control logic as well as said interface pins 6 A system as recited in claim 1 wherein said commu nication medium is a cable 7 Asystem as recited in claim 6 whereby internal signals of said user logic are captured by said integrated logic analyzer and transmitted to said computer via said cable for viewing by a user 8 A method of compiling a logic analyzer along with an electronic design for a programmable logic device PLD said method comprising receiving an electronic design for a programmable logic device PLD said electronic design including a plu rality o
21. an engineer does not require an external logic analyzer as a separate piece of equipment Furthermore the engineer may use the computer on which he or she is creating a design for the PLD to also control and configure the embedded logic analyzer and to review its results In one embodiment of the present invention a number of pins on the PLD are dedicated interface pins for communi cation with the user computer Because these pins are dedicated for the interface and are known ahead of time they may be routed to an easily accessible location or port on a circuit board such that a debugging interface cable may be connected from the user computer to these pins extremely easily This technique is especially advantageous where pins or contacts of a particular integrated circuit in a package may be difficult or nearly impossible to reach Because the embedded logic analyzer of the present invention may be configured to monitor any internal or external signals of the PLD all of these monitored signals are available for analysis through these interface pins In other words it is not necessary to physically connect a probe to a particular external pin of interest because any signal within the PLD can be monitored stored within the memory of the embed ded logic analyzer and then later uploaded to the user computer for analysis through these dedicated interface pins Additionally an embedded logic analyzer can be used with PLDs that are configured t
22. be discussed in greater detail below with reference to FIG 4 the compila tion of a PLD is modified in order to insert a logic analyzer into a user s design Following compilation in step 66 in step 68 the timing checker inside the compiler is used to determine if the performance goals for the design have been met Also timing simulations are used to check performance details In addition other analysis tools such as a design profiler and or layout editor can be used to further optimize the perfor mance of the design Preferably optimization is not per formed prior to step 68 because full compilation is usually required to establish the location of one or more critical paths within the design The designer may also return to step 54 to modify the top level block or to step 58 to implement a block again Next in step 70 the device is programmed configured using programming unit 14 and tested in the system Again the designer may also return to step 54 to modify the top level block or to step 58 to implement a block again While methodology 50 presents a top down design process it may also be used to support a bottom up type methodol ogy Now that a general design methodology has been described by which an engineer may develop a design for a PLD a technique for embedding a logic analyzer within a PLD will now be discussed Embedded Logic Analyzer The flowchart of FIGS 3A and 3B describe one possible technique by which a user may
23. c analyzer In this embodiment the external computer can transmit data to trigger register 380 in order to set the value of trigger condition 308 The logic analyzer may also transmit information to the computer using these interface pins For example in this embodiment the current state of trigger state machine 332 may be armed running or full A data value repre senting the current state of trigger state machine 332 may be transmitted to the computer using these pins It should be understood that in preferred embodiments the computer to which pins 320 322 324 and 326 or any other pins in alternative embodiments are connected per forms the analysis function of the logic analyzer The circuitry provided on the PLD interior merely provides the data acquisition component of the logic analyzer Of course the logic necessary for data analysis could be provided on the PLD in which case the external computer would be used merely to a control the state of the logic analyzer and b view information output by the logic analyzer Now that the inputs and outputs to the logic analyzer have been described its functionality will now be explained In this embodiment of the invention logic analyzer 260 includes a debug mode state machine 330 a trigger state machine 332 a trigger comparator 334 a write address counter 336 a read address counter 338 an address multi plexer 340 a memory 342 a shift register 344 a trigg
24. cer tainty or risk associated with a block and or 3 how far upstream and or downstream in a given data path the block resides Each of steps 60 62 64 68 and 70 may also lead back to this block implementation step for additional imple mentation necessitated by later changes in the design In step 60 a block is simulated functionally at the source level using a behavioral simulator and vectors generated by using a VHDL or Verilog test bench for example The simulation results can then be displayed or otherwise presented recorded as waveforms text or annotated onto the source files The designer may also return to step 58 to implement a block again Also at this point a block may be compiled or a timing analysis performed Once the designer is satisfied with the simulation results in step 62 the block is combined with other blocks and the resulting group is simulated together In some cases it may be useful to complete a full compilation to provide critical resource and timing information Also output simulation vectors from one block may become the input simulation vectors to the next block The designer may also return to step 54 to modify the top level block or to step 58 to implement a block again Next in step 64 the entire design is simulated function ally at the source level using a behavioral simulator Preferably the top level block diagram is fully specified before simulation and shows complete design connectivity Vector
25. data from said interior circuitry and to com municate said data via said pins 26 A PLD as recited in claim 25 wherein said PLD is a field programmable gate array FPGA 27 A PLD as recited in claim 25 wherein said logic analyzer includes a trigger register for storing a trigger condition and wherein said trigger condition may be modi fied by a user without recompiling said electronic design
26. dware inside of a custom chip is that often the number of internal signals that an engineer desires to monitor are greater than the number of available pins on the device For example if there are sixteen internal signals that an engineer wishes to monitor on a device he is unable to do this using an external logic analyzer if the device has only four pins available for debugging In some cases it is possible for an engineer to employ a conventional logic analyzer to study an internal signal of a PLD This may be accomplished by for example an engi neer modifying his design so that a normally internal signal is routed temporarily to an output pin of the PLD The design is then recompiled The engineer then attaches a probe to this output pin in order to monitor the internal signal Unfortunately the engineer must recompile his design and reprogram the PLD in order to view this internal signal Also when debugging is complete the engineer must again rewrite the design to remove the internal signal from the output pin recompile the design and finally reprogram the PLD again This can be a tedious process Even if an engineer is successful in routing an internal signal to an output pin of a PLD with certain integrated circuit packages it may be extremely difficult to attach an external logic analyzer For an integrated circuit in a dual in line package it may be relatively straightforward to attach the probes of a logic analyzer to th
27. e top of the package as long as the package is in an easily accessible location on a circuit board However if the package is in a difficult to reach location because of device crowding it may be difficult to physically attach logic analyzer probes to par ticular output pins of interest Even more troublesome are integrated circuits with rows of miniature contacts located on the top of the package e g flip chips It is difficult to attach logic analyzer probes to particular outputs of interest with this type of package For an integrated circuit encased in a ball grid array package with the contacts located on the bottom of the package up against the circuit board it may be nearly impossible to attach logic analyzer probes to these small contacts located on the underside of integrated circuit package Thus use of an external logic analyzer has short comings even if an internal signal can be routed to a pin of a device Therefore an apparatus and technique are desirable that would allow a logic analyzer to flexibly analyze internal signals of interest in an electronic design SUMMARY OF THE INVENTION To achieve the foregoing and in accordance with the purpose of the present invention a technique for embedding 10 15 20 25 30 35 40 45 50 55 60 65 4 a logic analyzer in a programmable logic device is disclosed that allows debugging of such a device in a more efficient manner The present inve
28. ed logic analyzer within an electronic system A cable is shown connecting the electronic system to an external computer In step 122 the user through the EDA tool arms the embedded logic analyzer with an appropriate command This may be at the time when the user begins execution of the system in which the device is operating although arming need not occur contemporaneously with system operation Preferably the user manipulates the system to duplicate previous malfunctions that the user wishes to analyze In step 124 once the trigger condition is satisfied the embed ded logic analyzer will capture the signals specified up to a specified depth and store them in a memory of the logic analyzer The logic analyzer is then able to upload this stored information over the serial interface cable to the user s computer In step 126 the user is able to graphically view these signals received from the logic analyzer In one embodiment the signals are presented in a waveform view annotated with the names of the signals Thus by viewing these signals of interest on a computer a user is able to efficiently debug a hardware device in much the same way 10 15 20 25 30 35 40 45 50 55 60 65 12 as if an external logic analyzer had been able to be connected to these signals FIG 4 is a flowchart 200 that describes a technique by which a logic analyzer circuit may be automatically inserted into and automatically compi
29. ed to four dedicated pins on the PLD reserved for this purpose Thus a user will know to which four pins the debugging cable should be attached As noted these pins not only control the embedded logic analyzer but also receive data from it In other embodiments the four pins may be routed to another part of the circuit board for easy attachment of a cable In this fashion the logic for the logic analyzer circuit created in step 206 is connected to the user design and to interface pins of the PLD for communication with the user computer In step 210 the complete design created in step 208 is placed and routed in a fashion that will be appreciated by those of skill in the art The output of the place and route step is then input to step 212 in which the output file is assembled This output file may then be downloaded to a PLD in order to program it Once a PLD has been pro grammed with this file a user may begin use of the embed ded logic analyzer in order to debug the device FIG 5 is another view of programmable logic develop ment system 10 of FIG 1 showing a programmable logic device having an embedded logic analyzer within an elec tronic system System 10 shows an electronic system 252 connected to computer system A 18 via cable 28 or other connective appliance Electronic system 252 includes PLD 16 a component of the electronic system PLD 16 poten tially shares one or more electronic connections 254 with the other components and
30. er register 380 a status register 382 and a serial data multi plexer 384 Of course variations on the design of the logic analyzer may be present depending upon a variety of factors mentioned above In operation debug mode state machine 330 receives commands from the user computer and processes them When the logic analyzer is armed and a trigger occurs trigger state machine 332 allows write address counter 336 to step through memory addresses in memory 342 thus storing signals 302 When the user wishes to upload data from the logic analyzer state machine 330 directs read address counter 338 to step through addresses in memory 342 and thus outputs data serially to the user computer via shift register 344 A more detailed explanation of how operation occurs now follows A user is able to issue the commands arm set trigger unload data and read status from a computer via signals present on debug interface 264 Debug mode state machine 330 receives and processes these commands and may be implemented in any suitable fashion Upon receipt of an arm command state machine 330 sends an arm signal 350 to trigger state machine 332 Upon receipt of a set trigger command state machine 330 sends a set trigger signal 390 to trigger register 380 enabling it to receive data from serial data in pin 320 Trigger register 380 converts this data into a trigger condition 308 which is then sent to trigger comparator 334
31. f internal signal lines receiving a representation of a logic analyzer to be integrated with said electronic design connecting selected internal signal lines of said electronic design to inputs of said logic analyzer and a step of performing the function of compiling said electronic design along with said logic analyzer to produce a compiled design suitable for programming said PLD 9 A method as recited in claim 8 whereby said logic analyzer is arranged to store data from said selected internal signal lines when said compiled design is downloaded to said PLD 10 A method of compiling a logic analyzer along with an electronic design for a programmable logic device PLD said method comprising receiving an electronic design for a programmable logic device PLD said electronic design including a plu rality of internal signal lines producing a representation of a logic analyzer to be integrated with said electronic design modifying said electronic design to include said logic analyzer connecting selected internal signal lines of said electronic design to inputs of said logic analyzer and compiling said modified electronic design to produce a compiled design for programming said PLD 5 20 25 35 40 45 65 20 11 A method as recited in claim 10 wherein said PLD is a field programmable gate array FPGA 12 A method as recited in claim 10 wherein said logic analyzer includes a trigger register for stor
32. h an EDA tool may insert a custom logic analyzer in a user design will be discussed in greater detail below with reference to FIG 4 Once the new output file has been generated then in step 118 the device within its system is reprogrammed using the new output file In step 120 the user connects a debugging interface cable from the device to the user computer The interface cable may be the same cable used to program the device or it may be a dedicated cable for debugging In one embodiment of the invention the debugging cable connects to pins that have been specified by the user in step 108 as being dedicated to the logic analyzer circuit In other words if the user has specified the pins to which the debugging cable will be connected the cable should be connected to those pins In an alternative embodiment the user does not have the option to specify the debugging pins rather the system specifies them automatically The signals from these pins may be routed to an easily accessible location or port on the board to which the debugging cable may easily attach The cable will be used to transmit instructions from the computer to the embedded logic analyzer and also to upload captured infor mation from the logic analyzer to the computer In a pre ferred embodiment of the invention the cable is a serial interface and uses as few as four pins on the device As discussed below FIG 5 shows a PLD containing both a user design and an embedd
33. ign is duplicated as many times as it is used Using the above example if a particular register is used twice in the design hierarchy yet only one file exists to describe this register this step flattens out the design by producing two such files for the register The representation of the user design in this step is preferably a synthesized technology mapped database that will be appreciated by those of skill in the art At this point in the compile process a synthesized netlist of the user design has been created in a flattened state Typically generation of such a netlist is referred to as a synthesis step in the compilation process after elaboration has occurred In step 206 a gate level representation of the logic analyzer circuit is produced The logic analyzer circuit may take a wide variety of forms By way of example logic analyzer circuit 260 of FIG 6 may be used although it should be appreciated that a logic analyzer circuit may be implemented in many ways while still performing the func tionality of the circuit shown in FIG 6 In a preferred embodiment of the invention a logic analyzer circuit is included in the EDA tool so that a gate level representation may be produced automatically Alternatively a user could be allowed to specify a custom circuit This gate level representation takes into account each logic element of the circuit along with the number and names of the signals to monitor specified by the user in
34. iled on Oct iti reif 7 27 1997 now Pat No 6 182 247 actual operating conditions A logic analyzer circuit is 60 Provisional application No 60 029 277 filed on Oct 28 embedded within a PLD 1t captures and stores logic signals and it unloads these signals through an interface to be viewed on a computer Using an electronic design automa 51 Int Cl sss G06F 17 50 GO6F 11 25 tion EDA software tool running on a computer system an 52 U S CL necs 714 39 714 725 714 734 engineer specifies signals of the PLD to be monitored 702 117 716 4 specifies the number of samples to be stored and specifies 58 Field of Search 714 20 31 32 a system clock signal and a trigger condition that will begin 714 25 39 45 46 724 38 725 733 734 the acquisition of data The EDA tool then automatically 738 702 58 59 81 82 84 83 117 395 500 05 inserts the logic analyzer circuit into the electronic design of 500 17 716 4 5 6 12 16 17 14 15 the PLD which is compiled and downloaded to configure the 703 17 28 717 5 PLD Using an interface connected between the PLD and the computer the EDA tool communicates with the embedded 56 References Cited logic analyzer in order to arm the circuit and to poll it until U S PATENT DOCUMENTS an acquisition has been made The EDA tool then directs the logic analyzer to unload the data from its capture buffer and then displays the data on the compu
35. ing a trigger condition and wherein said trigger condition may be modi fied by a user without recompiling said modified electronic design 13 A method as recited in claim 10 wherein said modified electronic design includes control logic arranged to communicate between said logic analyzer and interface pins of said PLD 14 A method as recited in claim 10 wherein said elec tronic design and said logic analyzer are represented using a hardware description language HDL 15 A method as recited in claim 10 wherein said step of compiling includes the sub steps of synthesizing said modified electronic design and placing and routing said modified electronic design 16 A method as recited in claim 10 further comprising receiving a name of a trigger signal said trigger signal corresponding to one of said internal signals connecting said trigger signal to a trigger input of said logic analyzer such that when said compiled design is downloaded to said PLD and said trigger signal matches a trigger condition said logic analyzer is arranged to begin storing data from said selected inter nal signals 17 A method as recited in claim 10 wherein said logic analyzer includes a first trigger condition said method further comprising programming said PLD with said compiled design and sending a second trigger condition to said logic analyzer integrated within said PLD to replace said first trigger condition without recompiling said modified e
36. lectronic design whereby said logic analyzer is arranged to begin monitoring said selected internal signals upon occurrence of said second trigger condition 18 Amethod as recited in claim 10 wherein said selected internal signals include original signals said method further comprising programming said PLD with said compiled design such that said logic analyzer is integrated within said PLD receiving names of new internal signals said new internal signals being different from said original internal sig nals recompiling said modified electronic design such that said new internal signals are connected to said inputs of said logic analyzer and reprogramming said PLD with said recompiled modified electronic design whereby said logic analyzer is arranged to monitor said new internal signals 19 A method as recited in claim 10 whereby said logic analyzer is arranged to store data from said selected internal signal lines when said compiled design is downloaded to said PLD 20 A method of retrieving data stored in a logic analyzer integrated within a logic device said method comprising compiling an electronic design which includes a logic analyzer programming a logic device with said compiled electronic design said logic analyzer being integrated within said logic device arming said logic analyzer in said logic device such that said logic analyzer is arranged to capture internal signals of said logic device US 6 389 5
37. led along with a user design The technique of FIG 4 is a suitable technique by which step 116 of FIG 3B may be implemented in the context of PLD compilation It should be appreciated that a variety of compilation techniques may be used with the various EDA tools for PLD design as well for other types of integrated circuits The embodiment of FIG 4 illustrates how the present invention may be used with one such compilation technique although it is contemplated that the present invention is applicable to any of a wide variety of compi lation techniques In step 202 an EDA tool accepts the user design files necessary to describe an electronic design for a device such as a PLD These design files may often specify the design elements for the design In many design environments the design elements are arranged in a hierarchy from root entity to leaf entities In such cases if the design uses a particular register in numerous locations throughout the design there may be only one file containing the implementation of this design yet the complete design may reference that one file in numerous locations Examples of such electronic design files are discussed above with reference to FIGS 1 and 2 Step 204 takes these user design files and generates a flattened netlist representation of the user design In other words should the design files include a hierarchy this hierarchy is flattened out so that each entity referenced in the des
38. logic analyzer s buffer A device having large embedded memory works particularly well with the present invention because of the larger capac ity for signal storage Thus step 206 produces a represen tation for a logic analyzer circuit that is to be connected to the user s design In step 208 the gate level representation of the logic analyzer circuit from step 206 is connected to the flattened representation of the user design of step 204 This step makes the logic connections from the inputs of the logic analyzer trigger signals system clock signals to monitor to lines providing the actual signals specified in the user s design As those signals have previously been specified in steps 108 through 114 the EDA tool is able to find the particular signal lines within its database representation of the electronic design and to make the appropriate connection to an input of the logic analyzer In addition this step makes appropriate connections from the logic analyzer to an interface to the user s computer In the embodiment of FIG 6 discussed below this interface includes four signals available at the logic analyzer namely serial data in mode select debug clock and serial data out Of course another embodiment of a logic analyzer circuit may use different signals and or a greater or fewer number of interface signals In a preferred embodiment of the invention these interface signals to and from the logic analyzer are connect
39. lyzer circuit according to an embodiment of the present invention FIG 7 is a block diagram of a typical computer system suitable for implementing an embodiment of the present invention DETAILED DESCRIPTION OF THE INVENTION In order to develop a design for programming an elec tronic design such as a programmable logic device PLD a programmable logic development system is used As used herein electronic design refers to circuit boards and systems including multiple electronic devices and multi chip modules as well as integrated circuits For convenience the following discussion will generally refer to integrated circuits or to PLDs although the invention is not so limited Programmable Logic Development System FIG 1 is a block diagram of an embodiment of a programmable logic development system 10 that includes a computer network 12 a programming unit 14 and a pro grammable logic device 16 that is to be programmed Computer network 12 includes any number of computers connected in a network such as computer system A 18 computer system B 20 computer system C 22 and computer system file server 23 all connected together through a network connection 24 Computer network 12 is connected via a cable 26 to programming unit 14 which in turn is connected via a programming cable 28 to the PLD 16 Alternatively only one computer system could be directly connected to programming unit 14 Furthermore computer netwo
40. may be generated at any time In step 108 the signals of interest of the device to be monitored are specified These are the signals that a user wishes to view in order to track down the cause of the malfunction The signals may be those present on pins of the device or any internal signals or points within the device Often the nature of the malfunction observed in step 104 will provide a clue suggesting signals that would likely provide further infor mation about the problem For example if the malfunction is associated with data output at a particular pin the signals to be monitored may be provided by logic upstream from the pin These signals to be monitored may be specified in a wide variety of ways By way of example a hierarchical path name for each signal may be specified or a graphical user interface may be used to view a particular design file and to select a signal or point from within that file to be monitored At this time the user may also specify which pins of the device will be used as an interface to the user computer i e those pins to be used to send control information to the embedded logic analyzer within the PLD and to upload captured information from the logic analyzer to the user computer In step 110 the number of samples to be captured are specified In other words the depth of the capture buffer is specified and this in turn indicates how many clock pulses of data will be acquired by the logic analyzer
41. mulator Step 56 includes generating design file templates with the EDA tool for all blocks present in the top level block diagram of step 54 After the designer has created a block which has not yet been implemented the system may generate a design file template Such templates may display a block in a window format including for example a title a date etc around the boundaries It may also include some details of the functional content depicted within the window The design file templates may be in any specified design format including VHDL AHDL Verilog block diagram schematic or other like format In the case of a VHDL block the template may also include much of the formatting and necessary syntax for any VHDL block The user need only take the template and add the small portion of VHDL syntax required to implement his function For example the user 10 15 20 25 35 40 45 50 55 60 65 8 may need only add syntax defining a particular AND gate operation Normal design such as VHDL or other IEEE standard requires large amounts of text to adequately set up the design block Those skilled in the art will recognize that design file templates such as these can be used as starting points for the design of the structural or functional entities needed by the design Thus a design file template may serve as a reusable object for different instances of a block in one or more designs More importantly design
42. ns The engineer can then reprogram the device while it is within its intended system with a modified logic analyzer circuit very rapidly in order to debug a different portion of the device or to change the triggering conditions This ability to repro gram an embedded logic analyzer on the fly has many advantages over built in debugging hardware on custom chips that may not be dynamically reprogrammed This ability to reprogram also has advantages over external logic analyzers that can only monitor the external pins of a hardware device Furthermore once an engineer has finished debugging the device with the embedded logic analyzer the US 6 389 558 B1 5 EDA tool may be used to generate a final configuration output file without the logic analyzer that represents the engineer s final working design Thus the logic analyzer need not be part of the final design and take up space on the PLD The present invention is applicable to a wide range of hardware devices and especially to PLDs A PLD in par ticular may be implemented using a wide variety of technologies including SRAM technology and EEPROM technology PLDs based upon SRAM technology are espe cially advantageous in that they may have additional embed ded memory that can be used by the embedded logic analyzer to capture a large number of and a greater depth of signals Furthermore an embedded logic analyzer that is designed and inserted automatically by an EDA tool means that
43. ntion provides both an apparatus and a technique by which a logic analyzer circuit is automatically embedded within a PLD by which it captures and stores logic signals and by which it unloads these signals through an interface to a computer In a preferred embodiment analysis of the signals is performed on the computer with the on chip logic analyzer circuit serving only to acquire the signals The invention works especially well with a PLD because by its very nature a PLD is able to be programmed with a design the design may be changed and the PLD programmed again and again Thus the logic analyzer circuit may be embedded in test designs or iterations in the process of designing a final PLD Upon successful debug ging of the PLD design the PLD chip can be reprogrammed without the logic analyzer circuit or the circuit can be left on the chip In one embodiment of the invention using an electronic design automation EDA software tool running on a com puter system an engineer specifies signals of the PLD to be monitored specifies the number of samples to be stored and specifies a system clock signal and a trigger condition that will begin the acquisition of data The EDA tool then automatically inserts the logic analyzer circuit into the electronic design of the PLD which is compiled and down loaded to configure the PLD Using an interface connected between the PLD and the computer the EDA tool commu nicates with the embedded l
44. o create an electronic design Design entry and processing occurs in the context of a project A project includes a project file design files assignment files and simulation US 6 389 558 B1 7 files together with hierarchy information system settings and output files which includes programming files and report files A project database may also exist which con tains intermediate data structures and version information A project contains one or more hierarchies of design entities and each design hierarchy tree has a root entity which is the topmost design entity in that hierarchy tree the top level functional block Other design entities in the design hierarchy tree are called child entities Also a design hierarchy may contain entities for which there is no corre sponding design file for example in a top down design methodology That part of a hierarchy which contains such not yet implemented entities is not compiled or simulated until a design file is supplied for each entity In this case template source files are automatically generated which have defined interfaces but empty bodies to assist in implement ing these parts of a project A user creates a design by specifying and implementing functional blocks as will now be described in the context of an exemplary design meth odology Design Methodology FIG 2 shows a design methodology 50 for using a system design specification in order to develop a design with
45. o near capacity An engineer can temporarily remove a portion of the design unrelated to the problem under analysis embed a logic analyzer circuit and then debug the PLD Once the PLD has been debugged the engineer may then remove the embedded logic analyzer and reinsert that section of the design that he had temporarily removed BRIEF DESCRIPTION OF THE DRAWINGS The invention together with further advantages thereof may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which FIG 1 is a block diagram of a programmable logic development system according to one embodiment of the present invention FIG 2 is a flowchart of a design methodology used to design a programmable logic device according to one embodiment of the present invention FIGS 3A and 3B are a flowchart describing one technique by which signals are specified for a logic analyzer to be embedded within a device so that the signals may be captured and viewed by a user FIG 4 is a flowchart describing a technique by which a logic analyzer may be compiled along with a user s design to embed the logic analyzer within a hardware device 10 15 20 25 30 35 40 50 55 60 65 6 FIG 5 is another view of the block diagram of FIG 1 showing a programmable logic device having an embedded logic analyzer within an electronic system FIG 6 is a block diagram of an embedded logic ana
46. ogic analyzer in order to arm the circuit and to poll it until an acquisition has been made The EDA tool then directs the logic analyzer to unload the data from its capture buffer and then displays the data on the computer The logic analyzer circuit may then be rearmed to capture another sequence of sample values The present invention provides many advantages over the prior art Use of an embedded logic analyzer in a PLD allows debugging of the device in the system in which it is operating and under the actual conditions that might produce a malfunction of the PLD The technique of the present invention automatically embeds a logic analyzer circuit into a PLD so that an engineer may debug any logic function within the device The embedded logic analyzer is able to capture any internal signals specified by the engineer the triggering condition can also include any specified internal signals Through the use of memory within the embedded logic analyzer and a serial interface to the computer any number and depth of signals can be monitored within the device and then transmitted to the computer at a later time for analysis In one embodiment of the invention as few as four pins on a PLD are used to program the embedded logic analyzer and to transmit captured signal information to the computer Advantageously while debugging a PLD design in a system an engineer may use the EDA tool to specify new signals to monitor and or new triggering conditio
47. omputer or telecommunications network using a network connection as shown generally at 912 With such a network connection it is contemplated that the CPU might receive information from the network or might output information to the net work in the course of performing the above described method steps In addition embodiments of the present invention further relate to computer storage products with a computer read able medium that have program code thereon for performing various computer implemented operations The media and program code may be those specially designed and con structed for the purposes of the present invention or they may be of the kind well known and available to those having skill in the computer software arts Examples of computer readable media include but are not limited to magnetic media such as hard disks floppy disks and magnetic tape optical media such as CD ROM disks magneto optical media such as floptical disks and hardware devices that are specially configured to store and execute program code such as ROM and RAM devices Examples of program code include both machine code such as produced by a compiler and files containing higher level code that may be executed by the computer using an interpreter Although the foregoing invention has been described in some detail for purposes of clarity of understanding it will be apparent that certain changes and modifications may be practiced within the scope of
48. r of trigger signals or trigger states may be specified to define the trigger condition A trigger may be as simple as one signal changing state or may be a complex pattern of signals or a sequence of patterns that must occur before the logic analyzer is US 6 389 558 B1 11 triggered Also a trigger condition need not be specified in all cases if not the logic analyzer triggers immediately upon being armed Advantageously the trigger condition can be changed at any time by the user through the use of the EDA tool and a new trigger condition can be downloaded to the embedded logic analyzer in the device without having to recompile all of the device design files By allowing trigger conditions to be changed rapidly for a device within a system debugging is much more efficient Once the user has specified how he wishes the embedded logic analyzer to function the complete design is compiled In step 116 the user issues a compile command in order to compile the user s device design along with the logic analyzer design that has been specified In a preferred embodiment of the invention the user s design files are not modified during this process The logic analyzer design is incorporated into the output files produced In one specific embodiment the process shown in FIG 4 may be used to implement step 116 The result of this step is a new output file that includes the user design with an embedded logic analyzer A technique by whic
49. rial data from serial data in signal 320 could be used to select the value of trigger condition 308 using any suitable method For example in one specific embodiment a particular value of trigger condition 308 is established as the default value before the logic analyzer is compiled and programmed into the PLD and the serial data loaded into the trigger register is used to modify the individual signals of trigger condition 308 This method is advantageous because it permits the default trigger condition to be active without loading the trigger register at all Trigger state machine 332 may be implemented in a wide variety of ways in a preferred embodiment state machine 332 is a synchronous state machine The inputs to state machine 332 are system clock 304 arm signal 350 a start signal 356 and a last address signal 358 State machine 332 has four states never armed armed and waiting for trigger triggered and running and complete memory full The never armed state occurs when the logic analyzer is first embedded in a device and the user has not yet armed it The armed and waiting for trigger state occurs once the user delivers an arm command and the triggered and running state occurs once a trigger condition is met When the memory of the logic analyzer is full depending upon the number of samples that the user wishes to capture then the trigger state machine enters the complete memory f
50. rk 12 need not be connected to programming unit 14 at all times such as when a design is being developed but could be connected only when PLD 16 is to be programmed Programming unit 14 may be any suitable hardware programming unit that accepts program instructions from computer network 12 in order to program PLD 16 By way of example programming unit 14 may include an add on logic programmer card for a computer and a master pro gramming unit such as are available from Altera Corpora tion of San Jose Calif PLD 16 may be present in a system or in a programming station In operation any number of engineers use computer network 12 in order to develop programming instructions using an electronic design auto mation software tool Once a design has been developed and entered by the engineers the design is compiled and verified before being downloaded to the programming unit The programming unit 14 is then able to use the downloaded design in order to program PLD 16 For the purposes of debugging a PLD according to an embodiment of the present invention any of the computers shown or others may be used to specify a logic analyzer circuit and to compile such circuit along with a user s design Furthermore programming cable 28 may be used to control the logic analyzer and to receive data from it or a separate debugging cable may be used to directly connect a computer with device 16 Such a programmable logic development system is used t
51. ry or ROM As is well known in the art primary storage 904 acts to transfer data and instructions uni directionally to the CPU and primary storage 906 is used typically to transfer data and instructions in a bi directional manner Both of these pri mary storage devices may include any suitable of the computer readable media described below A mass storage device 908 is also coupled bi directionally to CPU 902 and 10 15 20 25 30 35 40 45 50 55 60 65 18 provides additional data storage capacity and may also include any of the computer readable media described below Mass storage device 908 may be used to store programs data and the like and is typically a secondary storage medium such as a hard disk that is slower than primary storage It will be appreciated that the information retained within mass storage device 908 may in appropriate cases be incorporated in standard fashion as part of primary storage 906 as virtual memory A specific mass storage device such as a CD ROM 914 passes data uni directionally to the CPU CPU 902 is also coupled to an interface 910 that includes one or more input output devices such as such as video monitors track balls mice keyboards microphones touch sensitive displays transducer card readers magnetic or paper tape readers tablets styluses voice or handwriting recognizers biometrics readers or other computers CPU 902 optionally may be coupled to another c
52. s can be generated using a VHDL or Verilog test bench Again the simulation results can be displayed either as waveforms or annotated onto the source files The designer may also return to step 54 to modify the top level US 6 389 558 B1 9 block or to step 58 to implement a block again In step 66 the entire design is compiled through to a file containing the information needed to program a PLD to implement the user s design such as to a programming output file A wide variety of compile techniques may be used depending upon the type of design being created By way of example a few examples of compilation are presented below For a PLD compilation includes the steps of synthesis place and route generation of programming files and simulation For a traditional integrated circuit design with a custom layout compilation includes a layout version schematic a design rule checker and simulations For inte grated circuit design using a high level design tool compi lation includes synthesis from a language such as VHDL or Verilog automatic place and route and simulations For printed circuit boards compilation includes automatic routing design rule checking lumped parameter extraction and simulation Of course other types of compilation and variations on the above are possible Within the context of the present invention any of the above compile techniques may be modified in order to produce an embedded logic analyzer As will
53. s that may be programmed Often such PLDs are designed and pro grammed by an engineer using an electronic design auto mation tool that takes the form of a software package In the course of generating a design for a PLD program ming the PLD and checking its functionality on the circuit board or in the system for which it is intended it is important to be able to debug the PLD because a design is not always perfect the first time Before a PLD is actually programmed with an electronic design a simulation and or timing analy sis may be used to debug the electronic design However once the PLD has been programmed and is operating within a working system it is also important to be able to debug the PLD in this real world environment And although a simulation may be used to debug many aspects of a PLD it is nearly impossible to generate a simulation that will accurately exercise all of the features of the hardware PLD on an actual circuit board operating in a complex system For example a simulation may not be able to provide timing characteristics that are similar to those that will actually be experienced by the hardware PLD in a running system e g simulation timing signals may be closer or farther apart than what a PLD will actually expe rience in a real system In addition to the difficulties in generating a comprehen sive simulation other circuit board variables such as tem perature changes capacitance noise and other fac
54. ter The logic analyzer circuit may then be rearmed to capture another sequence of sample values The trigger condition may be changed with 4 696 004 A 9 1987 Nakajima et al 4 788 492 A 11 1988 Schubert 4 835 736 A 5 1989 Easterday 4 847 612 A 7 1989 Kaplinsky 5 036 473 A 7 1991 Butts et al out recompiling The design may be recompiled with new 5 058 114 A 10 1991 Kuboki et al logic analyzer parameters to debug a different portion List continued on next page 27 Claims 7 Drawing Sheets 252 ELECTRONIC SYSTEM COMPUTER EMBEDDED LOGIC ANALYZER US 6 389 558 B1 Page 2 5 124 588 5 329 470 5 365 165 5 425 036 5 452 231 5 568 437 5 572 712 5 629 617 5 640 542 5 661 662 5 717 695 5 717 699 5 764 079 5 821 771 5 870 410 5 960 191 6 014 334 6 016 563 U S PATENT DOCUMENTS PrP rr rrr rrr rrr rrr gt e 6 1992 7 1994 11 1994 6 1995 9 1995 10 1996 11 1996 5 1997 6 1997 8 1997 2 1998 2 1998 6 1998 10 1998 2 1999 9 1999 1 2000 1 2000 Baltus et al Sample et al El Ayat et al Lui et al Butts et al Jamal Jamal Uhling et al Whitsel et al Butts et al Manela et al Haag et al Patel et al 326 40 Patel et al 326 38 Norman et al Sample et al Patel et al 365 189 08 Fleisher 6 020 758 A 6 157210 A 6 182 247 B1 6247447 B1 6 286 114 B1 2 2000 12 2000 1 2001 6 2001 9 2001 Patel et al
55. tors may cause intermittent failures in a PLD that are only evident when the PLD is operating within a working system Still further it can be difficult to generate sufficiently varied test vectors to stress the PLD design to the point where most bugs are likely to be observed For example a PLD mal function can result when the PLD is presented with stimuli that the designer did not expect and therefore did not take into account during the design and simulation of the PLD Such malfunctions are difficult to anticipate and must be debugged in the context of the complete system Thus simulation of an electronic design is useful but usually cannot debug a PLD completely One approach to debugging a hardware device within a working system is to use a separate piece of hardware equipment called a logic analyzer to analyze signals present on the pins of a hardware device For example the HP1670A Series Logic Analyzer from Hewlett Packard Company Typically a number of probe wires are connected manually from the logic analyzer to pins of interest on the hardware device in order to monitor signals on those pins The logic analyzer captures and stores these signals However the use of an external logic analyzer to monitor pins of a hardware device has certain limitations when it comes to debugging such a device For example such an external logic analyzer can only connect to and monitor the external pins of the hardware device Thus there is no
56. ull state Trigger comparator 334 compares trigger signals 306 and their associated logic state to trigger condition 308 When the two match a trigger has occurred and logic 334 issues start signal 356 to state machine 332 If trigger state machine 332 is armed then upon receipt of start signal 356 state machine 332 issues a running signal 360 to enable counter 336 to step through addresses in memory 342 The running signal 360 is also sent to memory 342 enabling memory 342 to capture and store the signals to monitor 302 Once counter 336 has reached the last address in memory 342 it issues last address signal 358 to state machine 332 Thus based upon its various inputs state machine 332 is maintained in one of the four states and also indicates this state via state signals 360 386 and 388 to status register 382 Write address counter 336 passes its address through address multiplexer 340 before being delivered as address 368 to memory 342 Address multiplexer 340 may be any suitable type of multiplexer The running signal 360 from US 6 389 558 B1 17 state machine 332 also serves as a select signal to address multiplexer 340 to control whether write addresses or read addresses are passed through to memory 342 When trigger state machine 332 is in the running state it sends the running signal 360 to address multiplexer 340 causing it to connect the write address 366 to the address 368
57. utilize the present invention in order to embed a logic analyzer within a PLD to capture desired signals and to view the results on a computer In step 102 a user generates a design for a device and compiles the design into an output file A wide variety of EDA tools may be used to generate and compile a design for a PLD By way of example the technique disclosed in U S patent Applica tion Serial No 60 029 277 may be used In step 104 the compiled output file is used to program the device and the device is placed under operating conditions such as on a printed circuit board or within a suitable electronic system At this step an engineer may observe malfunctions with the device If so then in step 106 a hardware debugging feature of the EDA tool is enabled This enablement will allow the EDA tool to perform netlist augmentation That is the engineer s design in various 10 15 20 25 40 45 50 55 60 65 10 design files will be augmented with a logic analyzer accord ing to one embodiment of the present invention and is described in greater detail in FIG 4 This debugging feature also allows the combined netlist to be processed and pro grammed onto the device Next the user is able to program the logic analyzer in order to debug the device in any way that the engineer chooses One such logic analyzer circuit is shown in FIG 6 the design for the logic analyzer may already be present within the EDA tool or

ELECTED/`vac SYSTEM

Contents

Download Pdf Manuals

Related Search

Related Contents