Home

Half Length Multimedia PC User Manual

image

Contents

1. Blue Chip Technology Limited FRAME _ IRDY DEVSEL LOCK PERR ND SERR AD15 AD14 AD12 Z o v o o JA Jo 2 a 4 z lo SR i F F m Z o o M66EN AD10 gt g o AD8 gt g co gt o d CBE 0 AD5 o 0 lt lt gt gt gt S o gt S gt o X cc lt cc N o z o z o 3V 0127 1029 HARDWARE DESCRIPTION 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 62 Page 27 ATOM USER MANUAL ERROR MESSAGES ERROR MESSAGES Error Beep Codes The BIOS performs a Power On Self Test POST after a reset or reboot If errors occur during the POST the microprocessor indicates the status of the test by writing codes to the I O port at address 80 Hex Some of the fatal errors produce audible codes which indicate the source of the problem For a list of these refer to BIOSERR PDF BOARD LAYOUT Rs232 0M B RS485 422 _ FLOPPY SPEED PANEL B US UTILS ZOOM VIDEO IDE PRINTER FAN O I 2 FT AUDIO POWER E T CD POWER EP E T H L 10 100BASE T Mm Ed PANEL POWER ld la 1 BL d rs EI MOUSE j t au KBD amp MOUSE MEMORY AI SSD S i CELL COM A ur i LL CMOS c3 EDE Fer J Um mm c IRDA AL All open header pin towards metal bracket gt Square pad identifies pin 1 PISA and ISA board versions identical except for edge fingers solid
2. The DiskOnChip may also contain the operating system thereby permitting systems to boot without a hard disk The DiskOnChip may also be configured as the boot device in systems with a hard disk see the section Configuring the DiskOnChip as the First Drive The DiskOnChip is a self contained device the installation of which does not necessarily require any software installation The basic design of the DiskOnChip allows for full upward and downward compatibility by supporting an unlimited capacity Future DiskOnChip devices with higher densities will be fully compatible with today s capacities of 2 to 288 MBytes and the standard DiskOnChip socket Blue Chip Technology Limited 0127 1029 Page 13 ATOM USER MANUAL HARDWARE DESCRIPTION INSTALLING THE DISKONCHIP Before installing or removing the DiskOnChip please read the section on Electro Static Discharges at the beginning of this manual It is essential that you discharge any static electricity from your body before touching the board or DiskOnChip module Use the following procedure to install the DiskOnChip e Align pin 1 on the DiskOnChip with pin 1 of the socket adjacent to the battery e Push the DiskOnChip into the socket carefully until it is fully seated e Check that the DiskOnChip is installed securely and that there are no bent pins Caution The DiskOnChip may be permanently damaged if installed incorrectly To install the DiskOnChip as drive C on a system without a hard d
3. CPU The ATOM single board PC is designed to operate with Pentium class Processors running at 2 2 2 8 2 9 or 3 3 Volts An on board voltage regulator circuit provides the required voltage for the processor from the incoming 5 volt power supply The Pentium processor maintains full backward compatibility with the 8086 80286 1386 and Intel486 processors It supports both read and write burst mode bus cycles and includes separate on chip code and data caches which employ a write back policy Also integrated into the Pentium processor is an advanced numeric co processor which significantly increases the speed of floating point operations whilst maintaining backward compatibility with Intel486 math co processor and complying to ANSI IEEE standard 754 1985 PROCESSOR SOCKET SZIF Processor replacement requires the careful use of a flat blade screwdriver A heatsink and fan will be required for many of the processors These will make CPU fitting difficult because of their placement especially if they reduce the mechanical advantage of the screwdriver The screwdriver can be cranked to overcome this by putting a bend in it at the point it contacts the edge of the CPU 3 5mm screwdrivers have been found to be ideal Insert the CPU carefully observing the missing pin of the polarisation corner inspect the pins for alignment first Place the screwdriver all the way into the special aperture in the socket between CPU and large capacitors Usi
4. HEADER Pn Signal BATTERY CONNECTOR P1 4 WAY HEADER Pinw Signal FAN POWER CONNECTOR J19 2 WAY HEADER Blue Chip Technology Limited 12 Volts DC 0127 1029 Page 24 ATOM USER MANUAL HARDWARE DESCRIPTION LCD VEE INTERFACE CONNECTOR JP4 5 WAY HEADER Link 3 4 to pass signal to P11 5 Pn Signal Switched VEE to LCD connector Ground POWER CONNECTOR J20 4 WAY Pin Se Drive Connector 12 Volts DC Only required for Ethernet and audio UTILITY CONNECTOR P16 2X10 WAY HEADER PNN SIGNAL PINN SIGNAL 6 EEE rd 9 COAST CACHE CONNECTOR P3 This is an industry standard connector for Cache On A Stick The COAST connector is a 160 pin socket which is designed to prevent reversed fitting of the cache module Please note that each cache module is designed specifically for each chipset i e there are cache modules specific to the 430HX Triton chipset The available options for ATOM cache are 256kbyte asynchronous 256 or 512KByte of synchronous Pipeline burst or none Blue Chip Technology Limited 0127 1029 Page 25 ATOM USER MANUAL PINOUT OF ISA PISA AND PCI CONNECTORS ISA Bus top layer bot layer up row up row PCI Bus top layer low row bot layer low row 12CLK GN 3 SD6 Vcc A EP urs hee INTD INTC SD3 DRQ2 bee va Vcc V VIVO cc SD1 0WS PCIRST PCICLK2 EIE GNT 0 G ND 10 IOCHRDY GND R
5. controllers PCI to AT interrupt mapping circuitry NMI logic ISA refresh address generation and PCI ISA bus arbitration circuitry together onto the same device The PIIX3 comes in a 208 pin QFP package and includes the following features nterface between the PCI and ISA buses Universal Serial Bus controller Host hub controller ntegrated fast IDE interface Support for two devices PIO Mode 4 transfers up to 16 MB sec Blue Chip Technology Limited 0127 1029 Page 7 ATOM USER MANUAL HARDWARE DESCRIPTION Integrated 8 x 32 bit buffer for bus master PCI IDE burst transfers Bus master mode PCI 2 1 compliant Enhanced fast DMA controller nterrupt controller and steering Counters timers e SMI interrupt logic and timer with fast on off mode UNIVERSAL SERIAL Bus USB The ATOM single board PC features two USB ports available via cable set The ports permit the direct connection of two USB peripherals without an external hub If more devices are required an external hub can be connected to either of the built in ports ATOM fully supports the standard universal host controller interface UHCI and uses standard software drivers that are UHCI compatible Features of the USB include e Self identifying hot pluggable peripherals Automatic mapping of function to driver and configuration e Support for isochronous and asynchronous transfer types over the same set of wires Support for up to 127
6. nn 8 VO CONTROLLER 1 555 205 5525 ER a AR ER rbi Peer b IR r OR tie 8 IDESUDDOFU dio eie Buchs de GE essa ER ie ths leis ee tete i t t OD Fd t t e AU FN FF amp SMC 376932 SUPER VO CONTROLLER i e aiii TRWY ein caval ive dive navel ive ie 9 Floppy Controler cts cee Sos cates dasa te Slat A eed e Cab ette ape epe eei ordered Ee e deep YD 9 Keyboard mouse Interface cis eoe teer rete tto en ne DWG PL egeat dst ue Ue eee E etno tb 9 Real Time Clock CMOS RAM and Battery eee einer ee ee nnne eene e Re ee nennen 9 GRAPHICS SUBSYSTEM 2 pomi deii eiie diei eie orm reiten hier rn rel 10 Display EE EE N N ret de o pe opted i ite erbe i a EE ae nr er 10 BIOS 2 xk EE appo HERE po bee hon de REG FD EGER 10 System Setup tility soc ccc goes EE p die ea epe FU I e pter EE EE 10 CONNECTING AN LCD TO A TO Messina obe TF eo hea SEEK ere Pe vete TF aise e Eon 11 JUMPER Sist cec atte teet infe tlle ato t seh ek ee tu dum see A site cM 11 CMOS Battery Source clear CMOS JL iii PRK rennen ee Re ee Ree ee ee ee 11 Panel Power supply ILL tet t ete tente eene dete dette ete ee Mie tie etn 11 CPU Speed Setting JPO cocida 12 USER INSTALLABLE UPGRADES S l e ee eaaa enne ee ee neret be ee ee ede nns YL tenet nene enne enne rennen ee nennen 13 System Memory iin Ae A ee ae eee DU EE EU EH TR 13 FPO DRAM 4 ot en infer inated ee oo dese Thesen de eniti oet decer Tento de sedis en ds oti ee eel de 13 Real Time clock Battery Replacement siennes 13 Graphic
7. of the Jumper Settings for details If you have any suggestions or find any errors concerning this manual and want to inform us of these please contact our Technical Services department with the relevant details LIMITATIONS OF LIABILITY In no event shall Blue Chip Technology be held liable for any loss expenses or damages of any kind whatsoever whether direct indirect incidental or consequential arising from the design or use of this product or the support materials supplied with this product If this product proves to be defective Blue Chip Technology is only obliged to replace or refund the purchase price at Blue Chip Technology s discretion according to their Terms and Conditions of Sale PRECAUTIONS It is imperative that precautions are taken to avoid Electro static discharges or any maltreatment of the on board battery ELECTRO STATIC DISCHARGES The devices on this card can be totally destroyed by static electricity Ensure that you take necessary static precautions ideally wear an approved wrist strap or touch a suitable ground to discharge any static build up This should be repeated if the handling is for any length of time When carrying the board around please place it into the anti static bag in which it came This will prevent any static electricity build up ON BOARD BATTERY This board is fitted with a Lithium battery Great care should be taken with this type of battery Under NO circumstances should e
8. physical devices Guaranteed bandwidth and low latencies appropriate for telephony audio and other applications Error handling and fault recovery mechanisms built into protocol NOTE Computer systems that have an unshielded cable attached to the USB port might not meet FCC Class B requirements even if no device or a low speed sub channel USB device is attached to the cable Use shielded cable that meets the requirements for high speed fully rated devices VO CONTROLLER IDE SUPPORT The ATOM single board PC provides one high performance bus mastering PCI IDE interface capable of supporting PIO Mode 3 and Mode 4 devices The system BIOS supports Logical Block Addressing LBA and Extended Cylinder Head Sector ECHS translation modes as well as AT API e g CD ROM devices on the IDE interface Detection of IDE device transfer rate and translation mode capability is automatically determined by the system BIOS In the Windows 95 98 environment a driver can allow the IDE interface to operate as a PCI bus master capable of supporting PIO Mode 4 devices with transfer rates up to 16MB sec while minimising the system demands upon the processor Normally programmed I O operations require a substantial amount of CPU bandwidth In true multi tasking operating systems like Windows 95 98 the CPU bandwidth freed up by using bus mastering IDE can be used to complete other tasks while disk transfers are occurring Microsoft will provide
9. AS THE FIRST DRIVE The DiskOnChip can be configured to be installed as the last drive default or as the first drive in the system When configured as the last drive the DiskOnChip is installed as disk D if there is one other hard drive installed and as drive C if no other hard disk is installed When configured as the first drive the DiskOnChip is always installed as drive C The DiskOnChip is shipped from the factory configured to install as the last drive To configure the DiskOnChip to be installed as the first drive proceed as follows e Boot the system and make sure the DiskOnChip is installed correctly as drive D e Atthe DOS prompt type DUPDATE D FIRST S DOC123 EXB After re booting the system the DiskOnChip will appear as drive C Blue Chip Technology Limited 0127 1029 Page 14 ATOM USER MANUAL HARDWARE DESCRIPTION USING THE ADDITIONAL IO FUNCTIONS WATCHDOG TIMER OPERATION The ATOM includes a watchdog timer circuit which may be used to monitor software or processor hardware failure The time out period of the watchdog is fixed at 500 milliseconds It may be enabled or disabled by using the software interrupt at INT 50h Note that the watchdog is disabled following a power on or a reset sequence The following code demonstrates the control of the watchdog timer Enable Disable Watchdog Use the software interrupt as follows Calling Registers AH 05 AL 01 to enable 00 to disable Perform INT 50h
10. ATOM Half Length Multimedia PC Blue chy Technology User Manual ATOM User Manual Document Part N 0127 1029 Document Reference ATOM docs 01271029 DOC Document Issue Level 3 0 Manual covers PCBs with the following Issue 2 x x is any alpha digit and above All rights reserved No part of this publication may be reproduced stored in any retrieval system or transmitted in any form or by any means electronic mechanical photocopied recorded or otherwise without the prior permission in writing from the publisher For permission in the UK contact Blue Chip Technology Information offered in this manual is believed to be correct at the time of printing Blue Chip Technology accepts no responsibility for any inaccuracies The information contained herein is subject to change without notice There are no express or implied licences granted herein to any intellectual property rights of Blue Chip Technology Ltd All trademarks and registered names acknowledged Blue Chip Technology Ltd Chowley Oak Tattenhall Chester Cheshire CH3 9EX Telephone 01829 772000 Facsimile 01829 772001 www bluechiptechnology co uk Amendment History Issue Issue Amendment Details Level Date 04 11 98 First Draft Issue 26 05 99 3 0 09 11 00 TGH Second Issue reformat 69030 added VCLK correction Added DOC and watchdog support ATOM USER MANUAL CONTENTS iUO 1 MANUAL OBJECTIVES sent
11. EQ O GNT 1 IE dee GN D GND 12 SA19 SMEMR PCICLK1_ REQ 1 EET 14 SA17 NOR AD30 AD29 GND AD31 SA16 DACK3 REQ 2 PCICLK3 Ed asus BEE BE El skond EE EE aa 25 SA6 IRQ3 EE N 17 18 19 20 21 22 23 24 26 27 Blue Chip Technology Limited AD28 AD27 AD20 AD21 AD18 AD19 PW RGDIN REQ 3 AD16 AD17 PCI Conn side B side A PRSNTI we IPRSNT2 o E vcc 0127 1029 HARDWARE DESCRIPTION universal PCI Conn side B side A PRSNTI VO PRSNT2 a NE vo E side A vcc INTA 6 INTD VvCC 8 1 ETE 3 bn x AD31 AD29 33V GND AD27 AD25 IDSEL 3 3V C BE3 DSEL AD23 GND AD21 AD19 3 3V AD17 C BE2 GND IRDY 3 3V 3V GND CLK GND 19 20 c y u lu amp m m lo lt lo o o ES Z Z 41 S no 3k No No oo 1 o o A o ro o 3 3V 3 3V I 3 3V 3 3V 3 3V 33V 33V GND 42 ul m lt o m r GND LOCK U m D pu 21 22 23 24 25 2 2 28 29 30 31 32 33 34 35 3 3 38 39 40 41 3 SERR Page 26 ATOM USER MANUAL BALE 2 o o A2 Vcc o A1 OSC o A0 GND SBHE MCS16 LA23 lOCS16 LA22 IRO10 LA21 IRO11 LA20 IRO12 LA19 IRO15 LA18 IRO14 LA17 DACKO MEMR DRQO IN MEMW DRQ5 DACK6 7 DRQ6 DACK7 DRQ7 MASTER DACK5 NO E ka
12. LPT1 8 Realtimeclock ER 10 nim VGA if used USB RESP PS 2 Mouse if present 13 Math co processor 14 Primary E IDE ER A y 2 3 4 5 7 10 11 12 13 14 DMA RESERVED 0 Ao Hom Cascade channel 0127 1029 HARDWARE DESCRIPTION Page 19 ATOM USER MANUAL HARDWARE DESCRIPTION CONNECTORS BACK PANEL CONNECTORS The back panel houses the following connectors VIDEO CONNECTOR P18 15 WAY CONDENSED D TYPE SIGNAL SIGNAL Analogue RED Analogue GREEN Analogue BLUE Not Used 0 Volts Ground 6 0 Volts Ground 7 Ovots Groun 8 Volts Ground 9 s5Vimiedcuret 10 Volts Ground 15 Dee ooo odo PS 2 KEYBOARD PORT P19 6 WAY MINI DIN PINNO SIGNAL PINNO SIGNAL 1 Keyboard Data 2 Mouse Data 3 Grun 4 ssvols use 5 Keyboard Clock 6 Mouse Clock RS232 SERIAL PORT 1 P20 9 WAY D TYPE PINNO SIGNAL PINNO SIGNAL 1 Data Carrier Detect 2 ReceveDaa 3 Transmit Data 4 DataTermina Ready 5 Ground 6 d DataSet Ready 7 Ready To Send __ 8 ClearToSend_ E oo Kl ee ETHERNET UTP CONNECTOR P25 8 WAY RJ45 PINN SIGNAL 2 VETRANSMT NC NC 6 VERECEIVE PAZ Ne 8 NO Blue Chip Technology Limited 0127 1029 Page 20 ATOM USER MANUAL HARDWARE DESCRIPTION INTERNAL I O HEADERS amp CONNECTORS The b
13. MHz 150MHz or 180MHz Pentium Processor speed 70ns EDO DRAM may be used If the memory bus speed is 66 MHz 60 ns DRAM should be used Additionally 36 bit SIMM modules may be used to provide either standard parity operation or the parity circuitry can be used by the HX chipset to provide ECC correction EDO DRAM is designed to improve DRAM read performance Both sockets must be occupied with identical SIMM types as the two sockets are arranged in a bank which provides a 64 bit wide data path There are no jumper settings required for the memory size or type this is automatically detected by the system BIOS BUS EXPANSION SLOTS Blue Chip Technology Limited 0127 1029 Page 4 ATOM USER MANUAL USER GUIDE The ATOM is designed for use in an embedded application and provides expansion via PISA or ISA edge connectors The PISA version can plug into a suitable backplane to drive up to 20 ISA bus expansion cards and 4 PCI expansion cards The ISA version can drive up to 20 ISA bus expansion cards ELECTROMAGNETIC COMPATIBILITY This product meets the requirements of the European EMC Directive 89 336 EEC and is eligible to bear the CE mark ATOM has been assessed operating in a Blue Chip Technology PC However because the board can be installed in a variety of computers certain conditions have to be applied to ensure that the compatibility is maintained Subject to those conditions it meets the requirements for an industrial environment Class A p
14. O technologies The ATOM PISA complies with the new PISA standard providing ISA and PCI bus interfaces on a single card This half card multimedia PC is an ideal platform for the increasing requirements of today s and tomorrow s embedded applications The ATOM ISA provides continued support for legacy ISA backplanes The flexible design will accept processors operating at 100 133 166 200 233 266 and 300MHz including MMX devices The user may install 256 KB of asynchronous Cache or 256 KB or 512 KB of Pipeline Burst Cache RAM in the form of a COAST Cache On A STick Module The memory sub system is designed to support up to 256MB of EDO DRAM for improved performance or standard Fast Page DRAM in standard 72 pin SIMM sockets A socket accommodates the CPU turned pin or SZIF The ATOM single board PC utilises Intel s Triton 82430HX PClset to provide increased integration and performance over other single board PC designs The Triton PCIset contains an integrated PCI Bus Mastering IDE controller with a high performance IDE interface allowing up to two IDE devices such as hard drives CD ROM readers etc The SMC 37C932 Super I O controller integrates the standard PC I O functions floppy interface two FIFO serial ports one EPP ECP capable parallel port a Real Time Clock keyboard and mouse PS 2 controller The ATOM also provides for driving up to twenty external ISA and four PCI expansion slots PISA version only In addition to s
15. PC Use 00h for the basic PIIIX device and 01h for the PCI IDE BUS MASTER FUNCTION For a multi function PCI add in card refer to the card s documentation to determine the allowable function numbers REGISTER NUMBER Bits 7 2 Defines one of 64 DWORD locations for a specific PCI device Note that Bits 1 and 0 must always be Oh for DWORD access The table below lists the PCI bus and device numbers used by the single board PC It also lists the data range that must be written to the I O Configuration Address register to access the device FUNCTION REGISTER MASTER Controller USB C amp T69000 69030 00 08 0 AD13 8000 4000 8000 40FC RTL8139 Ethernet 00 09 0 AD14 8000 4100 8000 41FC Slot 1 p gt gt 7 S ADIO ESA EN Slot 2 D2 Slot 3 je aoa S Slot 4 a ee Blue Chip Technology Limited 0127 1029 Page 18 ATOM USER MANUAL INTERRUPTS amp DMA CHANNELS The following tables list the Interrupt and DMA Channel configuration options for on board devices The serial ports parallel ports and IDE controller can be configured using SETUP or any other Plug and Play resource manager such as the Windows 95 98 Device Manager The Graphics interrupt is assigned by the auto configure utility during boot up Reconfigurable Blue Chip Technology Limited EE INTERRUPTS 0 Interval Timer M3 from slave PIC 3 Serial 2 COM2 4 Serial 1 COM1 5 Audio 6 Floppy Controller 7 Parallel
16. Return Registers AH 00 success or FF failure and Carry Flag is clear if successful set if unsuccessful Refresh Watchdog Use the software interrupt as follows at least once every 500 milliseconds Calling Registers AH 06 Perform INT 50h Return Registers None Blue Chip Technology Limited 0127 1029 Page 15 ATOM USER MANUAL ADDRESS Maps VO MAP HARDWARE DESCRIPTION The following table lists the I O addresses used by single board PC devices Some of these devices may not be present in all configurations Some devices serial ports parallel ports etc may be configured for various addresses or disabled These I O locations are listed in the Variable Resources column ADDRESS SIZE FIXED RESOURCES VARIABLE HEX ar es RESOURCES 0000 000F 0020 0021 002E 002F 0040 0043 0060 0061 0064 0070 bit 7 0070 bits 6 0 0071 0080 008F 00A0 00A1 00B2 00B3 00C0 00DE 00FO 0100 0107 0170 0177 01F0 01F7 0200 0207 0220 0278 027B 02E8 02EF 02F8 02FF 0376 377 0378 037F 0388 03B0 03BB 03BC 03BF 03C0 03DF 03E8 03EF 03F0 03F5 03F6 03F7 Write 03F7 bit 7 03F7 bits 6 0 03F8 O3FF LPT 400h 04D0 04D1 OCF8 OCFC 0CF9 OCFC OCFF FFAO FFA7 FFA8 FFAF FF00 FF07 zx DNS 0 0 4 8 8 2 8 OOG AR PIIIX DMA 1 PIIIX Interrupt Controller 1 Ultra I O configuration registers PIIIX Timer 1 Keyboard Controller Data Byt
17. aders Pin 1 is placed at the metal bracket end of the board on all the open headers FLOPPY CONTROLLER The 37C932 is software compatible with the DP8473 and 82077 floppy disk controllers The floppy interface can be configured for 360 KB or 1 2 MB 54 media or for 720 KB 1 44 MB or 2 88 MB 3 2 media in the BIOS set up By default the Floppy A interface is configured for 1 44 MB and Floppy B is disabled KEYBOARD MOUSE INTERFACE A PS 2 keyboard mouse connector is located on the back panel side of the single board PC A splitter cable allows mouse and keyboard connection else only the keyboard occupies this connector The mouse interface is also available through a polarised header A Polyswitch resetable fuse protects the 5V lines to these connectors Care must be taken to turn off the system power before installing or removing a keyboard or mouse otherwise the fuse may trip The Polyswitch will reset itself once the fault condition is cleared and the power to the circuit is removed allowing it to cool The integrated 8042 microcontroller contains the AMI Megakey keyboard mouse controller code which besides providing traditional keyboard and mouse control functions supports Power On Reset POR password protection The POR password can be defined by the user in the Setup program The keyboard controller also provides the facility for a lt CTRL gt lt ALT gt lt DEL gt hot key sequence to perform a system software reset It performs thi
18. at tede dece tete OD ed 28 BOARD LAY OULD Mumia Ge debent edant dentata edes 28 Blue Chip Technology Limited 0127 1029 ATOM USER MANUAL COMPANY PROFILE COMPANY PROFILE Blue Chip Technology is a leading specialist PC product manufacturer in Europe Blue Chip Technology provides innovation with quality design and manufacturing from a single source Based in the North West of England our purpose built complex contains both advanced research and development facilities and manufacturing facilities Specialising in the provision of industrial computing and electronic solutions for a wide range of UK and European organisations Blue Chip Technology has one of the UK s largest portfolios of industrial PCs peripherals and data acquisition cards This extensive range of products coupled with our experience and expertise enables Blue Chip Technology to offer an industrial processing solution for any application The ATOM Single Board PC is the latest addition to our portfolio providing a cost effective product development and volume production tool for OEMs A unique customisation and specialised system integration service is also available delivering innovative solutions to customers problems The company s success and reputation in this area has led to a number of large design and manufacturing projects for companies such as GEC Marconi Aston Martin Shell and British Gas British Standards Institute approval BS EN 9001 means that all of B
19. e PIIIX NMI speaker control Kbd Controller CMD STAT Byte PIIIX Enable NMI RTC Address RTC Data PIIIX DMA Page Register PIIIX Interrupt Controller 2 PIIIX APM Control Status Interrupt Controller 2 PIIIX DMA 2 Reset Numeric Error Reserved for Board Confign Primary IDE Channel Gameport Joystick Audio Serial Port 2 Parallel Port 1 Audio C amp T69000 69030 C amp T69000 69030 Floppy Channel 1 Pri IDE Chan Cmnd Port Floppy Chan 1 Cmnd Floppy Disk Chg Chan 1 Pri IDE Chan Status Port Serial Port 1 ECP regs LPT base 400h Edge Level INTR Control Reg PCI Config Address Reg Turbo amp Reset control Reg PCI Config Data Reg 1ary Bus Master IDE regs 2ary Bus Master IDE regs IDE Bus Master Reg only accessible by DWORD accesses Blue Chip Technology Limited 0127 1029 Page 16 ATOM USER MANUAL HARDWARE DESCRIPTION MEMORY MAP ADDRESS ADDRESS RANGE RANGE DESCRIPTION DECIMAL HEX not available for UMB open to ISA and PCI bus CAFFF BIOS 32 44K BIOS moveable by QEMM 386MAX Conventional PCI CONFIGURATION SPACE MAP The Triton chipset uses Configuration Mechanism 1 to access the PCI configuration space The PCI Configuration Address register is a 32 bit I O register located at OCF8h the PCI Configuration Data register is a 32 bit I O register located at OCFCh The PCI Configuration Address register is only accessible by a DWORD access the PCI Configuration Data register is acces
20. ennen enne nenne nennen nns RKK RER enne nennen nenne trenes 21 Primary E IDE Connector P13 2X20 Way Header sesse seen 21 ECP EPP Parallel Port JP1 2X13 way header ss 21 PS 2 Mouse Port JP2 5 way header ss 22 RS232 Serial Port 2 P21 2x5 way HEADER ee ee ee ee ee ee ee ee ee ee ee ee ee ee nnne nnne 22 Dual USB Ports JP3 2X5 way header ses 22 LCD Primary Connector P11 2X25 Way 2mm Header ss 22 LCD Secondary Connector for 36 bit panels P24 2X10 Way 2mm Header 23 Digital Video Option P23 2X20 Way 2mm Header sise 23 CD Audio Input P7 4 way box socket inner RKK ee ee RR ke ee ee 23 Audio Connector P8 2X5 way 2mm box socket ss 23 Floppy Disk Drive Connector P12 2X17 way header sens 24 RS465 Serial Port 2 P14 2X5 way header ses 24 IRDa Connector JP5 5 way header ses 24 Battery Connector PI 4 way header ee ee ee ee ee Re Re ee ee ee Re ee enne 24 Fan Power Connector J19 2 way header sise 24 LCD VEE Interface connector JP4 5 way header esse ee see ee se ee ee ee see ee ee ee ee ee ee ee de ee 25 Power Connector J20 4 way eine tese ett de des ta ed esas E et epe e e las Se Sy equ eene 25 Utility Connector P16 2X10 way header sise 25 COAST Cache Connector SERE EE RE EE OE poe roca 25 PINOUT OF ISA PISA AND PCI CONNECTORS eee eee eee 000060 eee eee eee nenene 26 ERROR MESSAGES dar b pee Subtest nest ones Len Rose t a nete nete ee Cot Co
21. igurations This information is preliminary and is provided only as a guide to calculating approximate total system power usage when additional resources are added Blue Chip Technology Limited 0127 1029 Page 6 ATOM USER MANUAL HARDWARE DESCRIPTION HARDWARE DESCRIPTION CHIPSET The Intel 82430HX PCIset consists of the 82439HX Xcelerated Controller TXC and one 82371SB PCI ISA IDE Xcelerator PIIX3 bridge chip 82439HX XCELERATED CONTROLLER TXC The 82439HX provides all control signals necessary to drive a second level cache and the DRAM array including multiplexed address signals The TXC also controls access to memory and generates snoop controls to maintain cache coherency The TXC comes in a 324 pin BGA package and includes the following features Microprocessor interface control ntegrated L2 write back cache controller Pipeline burst SRAM 256 KB direct mapped ntegrated DRAM controller 64 bit path to memory Support for EDO and fast page DRAM Parity and non parity support Fully synchronous PCI bus interface 25 30 33 MHz bus speed PCI to DRAM 100 MB sec Up to four PCI masters in addition to the PIIX3 PCI ISA IDE XcELERATOR PIIX3 The PIIX3 provides the interface between the on board PCI and ISA buses and integrates a dual channel fast IDE interface capable of supporting two devices The PIIX3 integrates seven DMA channels one 16 bit timer counter two eight channel interrupt
22. imentale erede dt Dee sp Gee vala a op edere dep ee eg GED ee De sk s 1 LIMITATIONS OF LIABILTPY un EE N EE N reg 1 PR CAUTIONS ERK RE NE a 1 Eleciro Static DISCh ar OE RR EE EE OE ss 1 On Board Battery iie etude entree EE ee LEE HERR EE Oe 1 RELATED PUBLICATIONS eee ettet iet rit d ei ie reir E Rte gis 2 TRADEMARKS ER RORIS IOTER sd ERR ED Mo Ee ed ba 2 3 OVERVIEW an Ee ele ee ke etd ee ee ee Ho aite e e tee 3 Board Level Features eise deed RE ER ER AE eap DE E 3 CPU asin teris ER deest OE os Coes el dus Ded de Seats hie eost e nul epe NG N EES 4 Processor socket RE EE EE OR debet eret ted id egi DEE OE Pe ned ent 4 Second Level Cachu EE e ve er oe c EN t eas tee do 4 System TER 4 BUS Expansion Slos ss cin niet shell oe tU Ydd id Reed dd Sens Ge af 4 Electromagnetic Compatibility eee ee eese eese eene ener RE ee ee ee ee ee 5 SPECIFICATION uu side ne ep ee eme erede ete ede e rt 5 HARDWARE DESCRIPTION esse ese esse esse esse ee sees see ese ee see ese ee see ede ee ee Re Re Re Re Re Re Re Re Re Re Re ee ee 7 CHIPSET sas ar ed OE de HR D e be eb eo p ER OE Ee D 7 82439HX XCELERATED CONTROLLER TXC eee eee 7 PCVISA IDE XCELERATOR PIIX3 5 nenne decere See ge ee kv GSU See Hle ee doen rester dene ve Ve ee ey 7 UNIVERSAL SERIAL BUS USB ese esse ek ees es ee see ese Be ee se ee soe ee see ee Be eN Se Ge Se ee ee Se ee Se ek ee nennen
23. isk set the CMOS setup of drive C to not installed indicating that no physical magnetic disk is installed and reboot the computer The DiskOnChip will install as drive C The DiskOnChip should then be formatted with the System files in order for it to be a bootable drive See Configuring the DiskOnChip as the BOOT device below To install the DiskOnChip as drive D on a system with a hard disk reboot the system and the DiskOnChip will automatically install as drive D To install the DiskOnChip as Drive C on a system with a hard disk see below Configuring the DiskOnChip as the First Drive CONFIGURING THE DISKONCHIP AS THE BOOT DEVICE To configure the DiskOnChip as the boot device the operating system files have to be copied to it Copying the operating system files into DiskOnChip is done in exactly the same way as any other hard disk The following is an example of a typical initialisation process e Set the DiskOnChip as a regular drive in your system not a boot drive e Install a bootable floppy diskette in drive A and boot the system e Atthe DOS prompt type SYS C to transfer the DOS system files to the DiskOnChip assuming the DiskOnChip is installed as drive C e Copy any files needed into the DiskOnChip e Remove the floppy diskette and reboot the system The system will boot from the DiskOnChip and will allow you to run and access any files that have been copied into the DiskOnChip CONFIGURING THE DISKONCHIP
24. lso be easily damaged Later BIOSs allow panel choice to be made in setup This was previously achieved by flash update Bios The ATOM single board PC uses a Phoenix BIOS and a C amp T Video BIOS both of which are stored in EPROM Flash In addition to the System and Video BIOSs the EPROM also contains the Setup utility Power On Self Tests POST and the PCI auto configuration utility This single board PC supports system BIOS shadowing allowing the BIOS to execute from 64 bit on board write protected DRAM The BIOS displays a sign on message during POST identifying the type of BIOS and a revision code SYSTEM SETUP UTILITY The ROM based Setup utility allows the configuration to be modified without opening the system for most basic changes The Setup utility is accessible only during the Power On Self Test POST by pressing the lt F2 gt key after the POST memory test has started and before boot begins A prompt may be enabled that informs users to press the lt F2 gt key to access Setup Deep power down displays may not light up in time Blue Chip Technology Limited 0127 1029 Page 10 ATOM USER MANUAL HARDWARE DESCRIPTION to display this message See the BIOS user manual for further details CONNECTING AN LCD To ATOM Unfortunately connecting an LCD panel to a PC is not as simple as it is for a CRT At the time of writing this manual there is still no universally accepted standard interface for LCDs We strongly recommend that if
25. lue Chip Technology s design and manufacturing procedures are strictly controlled ensuring the highest levels of quality reliability and performance Blue Chip Technology are also committed to the single European market and continue to invest in the latest technology and skills to provide high performance computer and electronic solutions for a world wide customer base Blue Chip Technology Limited 0127 1029 ATOM USER MANUAL INTRODUCTION INTRODUCTION MANUAL OBJECTIVES This manual describes in detail the Blue Chip Technology ATOM Single Board processor card We have tried to include as much information as possible but we have not duplicated information that is provided in the standard IBM Technical References unless it proved to be necessary to aid in the understanding of the ATOM The manual is sectioned and includes a User Guide which will help the non technical user to get the unit up and running A Troubleshooting Guide is also included to help when things go wrong We strongly recommend that you study this manual carefully before attempting to interface with ATOM or change the standard configurations Whilst all the necessary information is available in this manual we would recommend that unless you are confident you contact your supplier for guidance Please be aware that it is possible to create configurations within the CMOS RAM that make booting impossible If this should happen clear the CMOS settings see the description
26. ng only the flat of the blade against the CPU lever the CPU away from the capacitors until a sharp click indicates proper location Check that the CPU now sits as far towards the memory end of the socket as possible The edge should rest against the plastic by the extraction screwdriver aperture Removal is an identical operation using the aperture on the memory side and levering towards the capacitors followed by easy lifting out of the socket Turned Pin Ensure pins are straight before insertion Take care not to damage adjacent components during extraction SECOND LEVEL CACHE A second level cache using the COAST connector can complement the Pentium processor s internal cache Pipeline Burst SRAM provides performance similar to expensive Synchronous Burst SRAMs for only a slight cost premium over the slower performing Asynchronous SRAMs With the Triton chipset the performance level of Pipeline Burst and Synchronous SRAMS is identical SYSTEM MEMORY The ATOM single board PC provides two 72 pin SIMM sites for memory expansion The sockets support 1M x 32 4 MB 2M x 32 8 MB 4M x 32 16 MB 8M x 32 32 MB 16M x 32 64 MB and 32MB x 32 128 MB single sided or double sided SIMM modules Minimum memory size is 8 MB and maximum memory size using two 32MB x 32 SIMM modules is 256 MB Memory timing requires 70 ns fast page devices or for optimum performance 60nS EDO DRAM If the memory bus speed is 60 MHz or slower 75MHz 90MHz 120
27. nnector A suitable type is the Chomerics type H8FE 1004 AS Ensure that the screens of any external cables are bonded to a good RF earth at the remote end of the cable Failure to observe these recommendations may invalidate the EMC compliance Warning This is a Class A product In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures SPECIFICATION ATOM Power 45V 590 Required for processor operation Requirement 12 V 2590 Required for Network Audio 43 3 V 595 Not required for board operation 5V 59 f TheISA amp PCI voltage 12V 5 J rails are linked on board Typical System Blue Chip Technology Limited 0127 1029 Page 5 ATOM USER MANUAL Consumption Temperature Shock Vibration EMC MTBF Dimensions USER GUIDE 3 5A 5V K6 2 300 16 MB RAM 256 KB 0 15A 12V cache 2 0A 5V C6 200 32MB RAM 256KB cache 0 15A 12V IDT C6MP200 3 3V 66MHz bus Non Operating 40 C to 70 C Operating 0 C to 55 C min airflow of 100 lfm Non Operating Half sine 2ms 1 m drop Non Operating 5 Hz 500 Hz 3 1 g RMS random Operating 10 Hz 500 Hz 1 0 g RMS random Emissions EN55022 A Immunity EN50082 2 in a Blue Chip ICON Industrial PC Chassis Calculated gt 100 000 Hrs Board only 338 x 122 mm 40mm height with COAST large DRAM or large heatsink may affect this Power Consumption figures given are for typical conf
28. oard has a number of internal peripheral connections PRIMARY E IDE CONNECTOR P13 2X20 WAY HEADER PINNO SIGNAL PINNO SIGNAL 5 Daabte HD 6 Databito HD 7 pDaabt5 HD 8 jDatabitiO HD 9 pDaabt4 HD 10 Databiti1 HD Ground Ground ECP EPP PARALLEL PORT JP1 2X13 WAY HEADER PNN SIGNAL PINN SIGNAL Error 5 Databit1 _ 6 Initiaise 7 Daabi2 _ 8 Select input 9 Daabt3 10 Ground Select Output Blue Chip Technology Limited 0127 1029 Page 21 ATOM USER MANUAL HARDWARE DESCRIPTION PS 2 MOUSE PORT JP2 5 WAY HEADER PINNO SIGNAL PINNO SIGNAL 5 Volts fused Mouse Clock lc E a RS232 SERIAL PORT 2 P21 2X5 WAY HEADER PINNO SIGNAL PINNO SIGNAL S Ground 6 DataSetReady 7 Ready To Send _ 8 Clear To Send 9 m A Polarisation DUAL USB PORTS JP3 2X5 WAY HEADER PINNO SIGNAL PINNO SIGNAL 5 USB DATAO 6 DAA _ D 7 uUsBGomd 8 DATA lg Ground _______ so USBVCC LCD PRIMARY CONNECTOR P11 2X25 WAY 2MM HEADER PINNO SIGNAL PINNO SIGNAL 5 SwichedVEE 6 Horizontal Syne 7 Switched 5 volts 8 Ground 9 Switched 5 volts 10 General Purposet Ground Ground 17 FLM LCD equivalent 18 Ground of ENE 19 Panel Data0 20 Ground Ground Ground Bl
29. ports a wide range of panel resolutions The 69000 and 69030 have a 32 bit graphics engine that provides acceleration for scaling the video display without compromising picture quality or frame rate Hardware acceleration for graphics functions such as line draws System to screen and screen to screen BitBLTs ROPs which optimise performance operation under Windows and other GUI environments Note that Chips and Technology products previously a part of Intel Corporation are now manufactured by Asiliant Technologies DISPLAY CAPABILITIES The 2MB of video memory can support a variety of resolutions The representation of each picture element pixel is key to working out capability 256 colours requires 8 bits 1 byte 64K colours 16 bits 2bytes 16M colours 24 bits 3bytes So 640x480x16M colours requires 640x480x3 bytes 921600 easily fits into our 2 097 152 bytes of memory The drivers supplied from C amp T also need to support the desired resolution These generally support 640x480x 16M 800x600x16M 1024x768x64K 1280x1024x256 and 1600x1200x256 However 16 9 format plasma panel and portrait mode have been provided previously The 69030 s 4MB of video memory allows higher resolutions colour depth or independent CRT panel displays Resolutions available are up to 1280x1024x16M and 1600x1200x64K in single display mode Be aware that driving older or cheaper monitors beyond their capabilities can destroy them LCD panels can a
30. roduct The board must be installed in a computer system chassis which provides screening suitable for an industrial environment Any recommendations made by the computer system manufacturer supplier must be complied with regarding earthing and the installation of boards The board must be installed with the optional back plate securely screwed to the chassis of the computer to ensure good metal to metal i e earth contact Most EMC problems are caused by the external cabling to boards It is imperative that any external cabling to the board is totally screened and that the screen of the cable connects to the metal end bracket of the board and hence to earth It is recommended that round screened cables with a braided wire screen are used in preference to those with a foil screen and drain wire Use metal connector shells which connect around the full circumference of the screen they are far superior to those which earth the screen by a simple pig tail The keyboard and mouse will play an important part in the compatibility of the processor card since they are ports into the board Similarly they will affect the compatibility of the complete system Fully compatible peripherals must be used otherwise the complete system could be degraded They may radiate or behave as if keys buttons are pressed when subject to interference Under these circumstances it may be beneficial to add a ferrite clamp on the leads as close as possible to the co
31. s Memory opllOn 5 eiit ten e tiet eee A bak eoe bed x ade dah eter ee NW et ese tas 13 SOLID STATE DISK SUPPOBT nibns pe du eb GEE a De YY YH 13 Installing the DiskOnChip eese eese ee AA ee e ee RR e akaone ee Re ee ee 14 Configuring the DiskOnChip as the Boot device een 14 Configuring the DiskOnChip as the first drive eese esee eee nne nennen neret neret 14 USING THE ADDITIONAL IO FUNCTIONS ee esse ee see esse ee ese ee se ee ee ee eke ee ee ee Ge ee ee ee ee 15 Watchdog Timer Operation ee ee Ge ae ee ee Ge ee ee PRE ee Re ee ee ee 15 ADDRESS MAPS nei EE 16 I O ENI RUN DYN RE CN itt rta iet eate nete eade dete ep recente dats FR et sau FHRS 16 Memory Map asus A eU TH ge AIT AA yy ee Res 17 Blue Chip Technology Limited 0127 1029 ATOM USER MANUAL CONTENTS PCI Configuration Space OR ER EE N ER ER OE EE N RE 17 Interrupts amp DMA Channels tentent dp Eg ete ee p dee eee ee teed dn TWF eddol 19 CONNECTORS nmaa a a oe rte Met nn atu tudin tmo ttes ees 20 Back panel Connectors 3 5 iud ie edet e ee er e ante def eese ete e u EE EE eter 20 Video Connector P18 15 way condensed D type sise 20 PS 2 Keyboard Port P19 6 way mini din eese eee enne enne neret 20 RS232 Serial Port I P20 9 way D Type esse esse ee see se de ee nennen nhe neret RR ee ee nnns 20 Ethernet UTP Connector P25 8 way RJA5 sise 20 Internal VO Headers amp Connectors eese eee n
32. s by jumping to the beginning of the BIOS code and running the POST operation REAL TIME CLOCK CMOS RAM AND BATTERY The integrated Real Time Clock RTC is DS1287 and MC146818 compatible and provides a time of day clock 100 year calendar with alarm features The RTC can be set via the BIOS SETUP program The RTC also supports 242 bytes of battery backed CMOS RAM in two banks which is reserved for BIOS use The CMOS RAM can be set to specific values or cleared to the system default values using the BIOS SET UP program Also the CMOS RAM values can be cleared to the system defaults by using a configuration jumper on the single board PC The appendix lists the jumper configurations Blue Chip Technology Limited 0127 1029 Page 9 ATOM USER MANUAL HARDWARE DESCRIPTION An on board Lithium battery provides power to the RTC and CMOS memory The battery has an estimated lifetime of three years if the board remains unpowered When the system is powered up power is drawn from the power supply to extend the life of the battery ATOM is Year 2000 compliant GRAPHICS SUBSYSTEM The ATOM single board PC is provided with the very latest C amp T 69000 or 69030 graphics controller with 2 or 4 MB of graphics memory respectively Both CRT and LCD interfaces are provided ATOM supports a wide variety of monochrome and colour Single Panel Single Drive SS and Dual Panel Dual Drive DD passive STN and active matrix TFT MIM LCD EL and plasma panels ATOM sup
33. sible by DWORD WORD or BYTE accesses ACCESS TO I O CONFIGURATION SPACE USING MECHANISM 1 Using a DWORD write command output the required I O configuration address to I O port CF8H 1 Using a DWORD read or write command read or write data from the I O port CFCH NOTE Any address output to CF8H is always on a 4 byte DWORD boundary You can read or write any BYTE WORD or DWORD in the four byte range by using the correct offset as follows DWORD CFCh WORD CFCh or CFEh BYTE CFCh CFDh CFEh or CFFh CONFIGURATION ADDRESS REGISTER BIT DEFINITION FUNCTION SETTING FUNCTION NUMBER REGISTER NUMBER 1 POU CONFIG SPACE ENABLE FLAG Bit 31 Always 1 to indicate I O access is to configuration space RESERVED Bits 30 24 Always 00h BUS NUMBER Bits 23 16 Always 00h unless a bridge card is installed in a PCI slot DEVICE NUMBER Bits 15 11 Used to indicate a specific PCI device The Triton TSC has a Blue Chip Technology Limited 0127 1029 Page 17 ATOM USER MANUAL HARDWARE DESCRIPTION predefined device number of 00000h The PIIIX and four PCI slots also have specific device numbers that device number is determined by which PCI Address Data line is connected to the device s ID SEL pin Specific mapping information is detailed in the table below FUNCTION NUMBER Bits 10 8 Used to indicate a specific function in multifunction PCI devices The PIIIX is the only multi function device on ATOM located on the single board
34. state disk SSD Orientation Locate device as shown into above diagram Blue Chip Technology Limited 0127 1029 Page 28
35. the outputs be shorted be exposed to temperatures in excess of 100 C e be burnt be immersed in water Blue Chip Technology Limited 0127 1029 Page 1 ATOM USER MANUAL INTRODUCTION e be unsoldered e be recharged be disassembled If the battery is mistreated in any way there is a very real possibility of fire explosion and harm RELATED PUBLICATIONS The following publications will provide useful information related to the Standard Personal Computer and can be used in conjunction with this manual e IBM Personal Computer AT Technical Reference 1502494 IBM 1984 e IBM Personal System 2 and Personal Computer BIOS Interface Technical Reference 15F0306 IBM 1987 e The Programmers PC Sourcebook Microsoft e The Winn L Rosch Hardware Bible Brady TRADEMARKS IBM PC AT and PS 2 are trademarks of International Business Machines Corporation IBM Phoenix Pico BIOS is a trademark of Phoenix Inc Intel is a registered trademark of the Intel Corporation All 80x86 and Pentium processors are registered trademarks of Intel Corporation K6 K6 2 and 3D Now are trademarks of AMD C6 and Win Chip are trademarks of IDT MSDOS and WINDOWS are registered trademarks of the Microsoft Corporation Blue Chip Technology Limited 0127 1029 Page 2 ATOM USER MANUAL USER GUIDE USER GUIDE OVERVIEW The Blue Chip Technology ATOM single board PC sets new standards for integration of the latest advances in processor memory and I
36. this driver for Windows 95 98 other software vendors may make drivers Blue Chip Technology Limited 0127 1029 Page 8 ATOM USER MANUAL HARDWARE DESCRIPTION available for other operating systems Detailed information on the PCIset is available in the Intel 82430 PCIset data sheet SMC 37C932 SUPER I O CONTROLLER Control for the integrated serial ports parallel port floppy drive RTC and keyboard controller is incorporated into a single component the SMC 37C932 This component provides Two powered NS16C550 compatible UARTs with send receive 16 byte FIFO e Multi mode bi directional parallel port Standard mode IBM and Centronics compatible Enhanced Parallel Port EPP with BIOS Driver support High Speed mode Extended Capabilities Port ECP compatible e Industry standard floppy controller with 16 byte data FIFO 2 88 MB floppy support e Integrated Real Time Clock Integrated 8042 compatible keyboard mouse controller The 37C932 is normally configured by the BIOS automatically however configuration of these interfaces is possible via the CMOS set up program that can be invoked during boot up The serial ports can be enabled as various standard COM ports or disabled The parallel port can be configured as normal bi directional EPP ECP or disabled The floppy interface is also configurable Header connectors located near the top of the board allow cabling to use these interfaces Take care to observe the polarity of the he
37. ue Chip Technology Limited 0127 1029 Page 22 ATOM USER MANUAL LCD SECONDARY CONNECTOR FOR 36 BIT PANELS P24 2X10 WAY 2MM HEADER HARDWARE DESCRIPTION PINNO SIGNAL PNNO SIGNAL Ground 5 PaneData25b 6 PanelDatas4 7 Ground 8 PanelDatas3 9 Panel Data26 10 Ground Ground Ground DIGITAL VIDEO OPTION P23 2X20 WAY 2MM HEADER PINNO SIGNAL PINNO SIGNAL 5 Gomd 6 vP 7 Gomd 8 Y3 o 2 9 Ground 10 ww CD AUDIO INPUT P7 4 WAY BOX SOCKET PinN Signal Pinne Signal CD Audio In Left Audio Ground CD Audio In Right Audio Ground AUDIO CONNECTOR P8 2X5 WAY 2MM BOX SOCKET Pin Signal _ PinN Signal Line In Left Line In Right Audio Ground Audio Ground 5 Microphoneln____ 6 NotUsed Audio Ground 8 Audio Ground 9 Line Out Left Line Out Right Blue Chip Technology Limited 0127 1029 Page 23 ATOM USER MANUAL FLOPPY DISK DRIVE CONNECTOR P12 2X17 WAY HEADER PINN SIGNAL PINN SIGNAL 3 Ground 4 Polarisation Ground 6 Rate Ground 8 ad 21 23 25 7 2 13 15 17 19 RS485 SERIAL PORT 2 P14 2X5 WAY HEADER DTR sets HDX direction HARDWARE DESCRIPTION PIN NO SIGNAL PIN NO SIGNAL Rx FDX Term 10 K to 5V Rx FDX oleae Ros RR Rx Tx HDX Bu E e RX Tx HDX 9 Tem 10 K to Gnd IRDA CONNECTOR JP5 5 WAY
38. ue Chip Technology Limited 0127 1029 Page 11 ATOM USER MANUAL HARDWARE DESCRIPTION CPU SPEED SETTING JP6 This set of jumpers is provided to set the CPU internal speed and the CPU external bus speed The external bus speed is always as shown in the tables in this document Unfortunately the CPU manufacturers do not have any consistency of settings for particular multiplication settings each CPU type requires information from the data sheet Many common current values have been listed in this document but other requirements can be determined by understanding the BF 2 0 operation inserting a jumper sets the signal to logical low OV BE2 1 0 FLO poco ptr Jumper presen 00000 1 Jumper absent Host Bus Speeds available JP Jumper Present FI OUP 1 OUP Do 1 Not allowed Common Processor multiplier jumper settings JP Jumper Present 5 5 The internal CPU speed is expressed as a multiplication of this frequency Internal CPU speed from Host Bus Speed Multiplier SOMHz 60MHz 66MHz 15 M w Blue Chip Technology Limited 0127 1029 Page 12 ATOM USER MANUAL HARDWARE DESCRIPTION USER INSTALLABLE UPGRADES SYSTEM MEMORY The table shows the possible memory combinations ATOM will support both Fast Page DRAM or EDO DRAM SIMMs but they cannot be mixed Parity Error Correction is supported when using parity SIMMs x36 SIMM requirements are 70ns Fast Page Mode or 60nS EDO DRAM 70 ns EDO ma
39. uperior hardware capabilities a full set of software drivers and utilities are available to allow advanced operating systems such as Windows 95 to take full advantage of the hardware capabilities Features such as bus mastering IDE Windows 95 98 ready Plug and Play Advanced Power Management APM are available for the ATOM BOARD LEVEL FEATURES e SPGA socket supporting 75 300 MHz operation e On board 3 3 V CPU voltage regulator e Intel Triton 82430 PCIset chipset 82439HX Xcelerated Controller TXC PIIX3 PCI ISA IDE Accelerator PIIX3 bridge e 256KB or 512 KB PipeLine Burst Level 2 cache or 256 KB Asynchronous Level 2 cache using plug in COAST connector e Two SIMM sockets providing up to 256MByte of EDO or FPM DRAM e C amp T 69000 PCI CRT LCD graphics controller with 2 Mbytes or 69030 with 4MB of video memory e PCT and ISA expansion busses via a PISA connector or ISA only via ISA connector e SMC 37C932 VO controller providing Dual PCI IDE interfaces Dual floppy interface EPP ECP bi directional parallel interface PCI 100 10 base T Ethernet controller Dual USB ports Stereo sound SoundBlasterTM compatible Dual RS232 serial ports RS422 485 IRDA port option on the second serial port Real time clock with on board battery PS 2 mouse and keyboard connectors Blue Chip Technology Limited 0127 1029 Page 3 ATOM USER MANUAL USER GUIDE e Plug in M Systems Flash modules e Drive for up to 20 ISA and 4 PCI cards PISA version
40. y be used with a 60 MHz or slower external CPU clock with tin lead connectors SIMM TYPE AMOUNT MEMORY Note SIMMs may be parity x 36 or non parity x 32 EDO DRAM Extended Data Out or Hyper Page DRAM is designed to improve the DRAM read performance EDO DRAM holds the memory data valid until the next CAS falling edge unlike standard fast page mode DRAM which tri states the memory data when CAS negates to precharge for the next cycle With EDO the CAS precharge overlaps the data valid time allowing CAS to negate earlier while still satisfying the memory data valid window time REAL TIME CLOCK BATTERY REPLACEMENT The on board battery may be replaced using a Duracell DL2032 3 volt button cell or equivalent GRAPHICS MEMORY OPTION The C amp T B69000 has 2 MB of DRAM installed for graphics The B69030 has 4MB of memory These are build options no upgrade is possible SOLID STATE DISK SUPPORT The ATOM supports the use of M Systems DiskOnChip 2000 or DiskOnChip Millennium Flash Modules as solid state disks The notes below detail the use of the device with MS DOS If support is required for other operating systems please consult Blue Chip Technology Technical Services or M Systems web site at www m sys com for drivers and application notes The DiskOnChip 2000 and Millennium contain a built in copy of the M Systems industry standard TrueFFS software which allows the DiskOnChip to operate as a standard disk drive
41. you are in any doubt about connecting a LCD panel to ATOM you contact our Technical Services team with full details of the target display ALWAYS check your wiring voltage setting before you switch on JUMPERS Very few jumpers are used on the board to select various options Most of the configuration is achieved through software set up Some of the jumpers are factory set to suit particular semiconductor options These must not be disturbed or damage to the board may ensue Table of Jumpers JUMPER AREA OF INFLUENCE LINK ACTION J1 CMOS Battery Support None Not Allowed CLR Clear CMOS RAM NORM Use on board batter Eu uj CPU internal speed 5V suppl CMOS BATTERY SOURCE CLEAR CMOS J1 CMOS Clear J1 Normal Clear This jumper is used to clear the CMOS RAM in the event that the contents become corrupt It selects the source of backup power to the CMOS RAM and also allows the CMOS to be cleared down to the default settings Fitting the link to the CLR position with the power off allows on board capacitors to discharge and will reset the CMOS memory The jumper should then be returned to the NORM position to restore normal operation PANEL POWER SUPPLY J21 This sets the power supplied to the panel interface to 5V or 3 3V E Pin1 LCD Panel Supply J21 sv J1 J21 Link two pins as appropriate without power applied Orientations as in diagrams of board outline pError Bookmark not defined BUS Connectors 3 3V Bl

Download Pdf Manuals

image

Related Search

Related Contents

平成22年度 化学防護服仕様書 横須賀市消防局  Onkyo TX-NR636 Owner's Manual  取扱説明書  Omron Healthcare HEM-711AC User's Manual      Bedienungsanleitung PDF Tiptel 274  Philips PET728 Portable DVD Player  manual  Planet Technology SKG-300 User's Manual  

Copyright © All rights reserved.
Failed to retrieve file