Analog Devices MicroConverter ADuC824 User's Manual
Contents
1. EDATA1 EDATA2 EDATA3 EDATA4 Data Flash EE data registers SPICON ISPI SPI Control register SPI inturrupt set at end of SPI transfer SCON Serial communications Control register SM0 UART mode control bits baud rate SM1 00 8bit shift register Fcore 12 01 8bit UART TimerOverflowRate 32 x2 10 9bit UART Foore 64 x2 11 bit UART TimerOverflowRate 32 x2 SM2 in modes 2 amp 3 enables multiprocessor communication REN receive enable control bit TB8 in modes 2 amp 3 9th bit transmitted RB8 in modes 2 amp 3 9th bit received Tl transmit interrupt flag RI receive interrupt flag SBUF Serial port Buffer register WCOL write collision error flag SPE SPI enable 0 DCON enable 1 SP enable SPIM master mode select 0 slave CPOL CPHA clock phase select 0 leading edge latch SPRI SPI bitrate select bits SPRO bitrate Fcore 2 4 8 16 SPIDAT SPI Data register DCON D0 amp D1 Control register enabled if SPE 0 see SPICON register above D 1 D1 output bit D1EN D1 output enable 0 disable Do DO output bit DOEN DO output enable 0 disable PCON Power Control register WDCON Watchdog Timer control register PRE3 watchdog timeout selection bits PRE2 0000 0111 timeout 15 6 31 2 62 5 125 500 PRE1 1000 immediate reset 1000 2000 ms PREO all others codes reserved WDIR watchdog interrupt response enable WDS watchdog status fiag WDE watchdog enable WDWR _2. T2CON Timer2 Control register TF2 overflow flag EXF2 external flag RCLK receive clock enable 0 Timer1 used for RxD clk TCLK transmit clock enable 0 Timer1 used for TxD clk EXEN2 external enable 0 ignore T2EX 1 cap rid on T2EX TR2 run control O stop 1 run CNT2 _ timer counter select 0 timer 1 counter CAP2 _capture reload select 0 reload 1 capture TH2 TL2 Timer2 register RCAP2H RCAP2L Timer2 Reload Capture PO PortO register Pi Port1 register P1 2 1 7 analog digital pins 1 analog function 0 digital input T2EX timer counter 2 capture reload trigger or digital VO T2 timer counter 2 external input or digital 1 0 INTVAL TIC Interval Register HTHSEC TIC Elapsed 128th Second Registe SEC TIC Elapsed Seconds Register MIN TIC Elapsed Minutes Register HOUR TIC Elapsed Hours Register CHIPID Chip ID Register 0x hex ADuC824 ECON Data Flash EE comand register 01h READ page 81h READ byte 02h PROGRAM page 82h PROGRAM byte 04h VERIFY page OFh EXIT ULOAD mode 05h ERASE page FOh ENTER ULOAD mode O6h_ ERASE ALL all others reserved P2 Port2 register P3 Port3 register RD external data memory read strobe WR external data memory write strobe Ti timer counter 1 external input To timer counter 0 external input INT1 external interrupt 4 INTO external interrupt 0 TxD serial port transmit data line RxD serial port receive data line EADRH EADRL Data Flash EE address registers
3. 0 disable ICON O 11 enable bit 0 disable DACCON DAC Control register DACCON 4 DAC pin select bit 0 pin3 1 pin12 DACCON 3 ModeSelect 0 12bit 1 8bit DACCON 2 5V 1 AV0D DACCON 1 Clear DAC 0 0V 1 normal operation DACCON 0 __ PowerDown DAC 0 off 1 on TCON Timer Control register TF1 Timer1 overfiow flag DACH DACL DAC data registers PLLCON PLLCON 7 PLL Control Register oscillator powerdown control bit 0 normal PLLCON 6 PLL lock indicator flag 0 out of lock PLLCON 5 this bit must contain zero PLLCON 4 EA detect status bit reflects state of EA pin PLLCON 3 fast interrupt control bit 0 normal PLLCON 2 3 bit clock divideer value CD default 3 PLLCON 1 00 PLLCON O foore 12 582 912Hz 2 TIMECON Time Interval Counter Control Register TIMECON 6 24hour select bit 0 255hour TIMECON 5 interval timebase select bits TIMECON 4 128th sec seconds minutes hours TIMECON 3 single time interval control bit 0 reload amp restart TIMECON 2 time interval interrupt bit TII TIMECON 1 time interval enable bit 0 disable amp clear TIMECON 0_ time clock enable bit 0 disable TRI Timert run control 0 off 1 run TFO Timer0 overflow flag TRO Timer0 run control O off 1 run IE1 external INT1 flag T1 IE1 type O level trig 1 edge trig Io external INTO flag iTo IEO type O level trig 1 edge trig THO TLO Timer0 registers TH1 TL1 Timer1 registers
4. INSTRUCTION SET PIN FUNCTIONS ANALOG AD C824 Arithmetic Operations lt s Legend Es a DEVICES u ADD A source y Rn register addressing using RO R7 P1 1 T2EX ADD A data AA direct __ 8bit internal address 00h FFh P1 2 lexc1 DAC ADDC A source Ri indirect addressing using RO or R1 P1 3 lexc2 AINS AVop ADuC824 d add with carry source any of Rn direct Ri rauin eo F ADuC824 pin lt lt pin identiter O lt pin 1 identifier oj j xjojajs jojn ADDC A data d FIRN d Ril 7 lest any of Rn direct i 5 gt SUBB A source subtract from A 2 ba z BOND TOF VIEW 52pin PQFP M l cro O nve rte r with borrow data 8bit constant included in instruction REFIN not to scale SUBB Adata data16 16bit constant included in instruction TOP VIEW A k R fi G id bit 8bit direct address of bit REFIN SHANRESSA not to scale u IC S erence Ul e increment rel signed 8bit offset P1 4 AIN1 P1 5 AIN2 P1 6 AIN3 P1 7 AIN4 DAC i a Data Acquisition System on a Chip N MISO MOSI D1 RESET P2 0 A8 A16 ESOT RXD P21 VASTAN the ADuC824 is ADC 24bit A with programmable gain addr11 11bit address in current 2K page addr16 __ 16bit address G02077 2 5 02 02 A decrement N INC DPTR increments the 24bit value DPP DPH DPL P Ox ay PE w multiply A by B divide A by B d
5. A1h SCON 98h 00h D1h PSW T2CON P3 IE C8h BOh 04h 00h 00h Eth 00h FFh SPICON F8h E8h DOh A8h FFFFFFh 00h 99h P1 FFh 90h TCON 88h 00h 89h FFh 81h 0 0 SPRO CAP2 Register 0 F8h 0 D8h 0 C8h Bank 2 CNT2 F9h 0 D9h 0 C9h 1 CPHA SPR1 ERR1 TR2 0 FAh 0 DAh 0 CAh ERRO Register Bank 1 0 FBh 0 DBh 0 CBh SPIM CPOL 0 FCh 0 DCh 0 CCh CAL NOXRE RCLK TCLK EXEN2 SPE 0 FDh 0 DDh 0 CDh RDY1 EXF2 000000h WCOL Register Bank 0 0 FEh 0 DEh 0 CEh ISPI FFh TF2 RDYO CFh DFh SPICON F8h 00h SPR1 SPRO oo Laat lower RAM details SFR details SFR DESCRIPTIONS ADCSTAT ADC Status Register RDYO primary ADC ready flag RDY1 auxiliary ADC ready flag CAL calibration flag NOXREF no external reference flag ERRO primary ADC error flag ERR1 auxiliary ADC error flag ADCMODE ADC Mode Register ADMODE 5 primary ADC enable bit ADMODE 4 auxiliary ADC enable bit ADMODE 2 mode bits ADMODE 1 powerdown idle sngl cony cont conv ADMODE 0 _zero selfcal fs selfcal zero syscal fs syscal
6. PSMCON Power Supply Monitor control register ADCOCON Primary ADC Control Register PSMCON 7 DVn compare bit 0 fault PSMCON 6 AVpp compare bit 0 fault PSMCON 5 PSM interrupt bit PSMCON 4 DVpn trip point select bits PSMCON 3 4 63V 3 08V 2 93V 2 63V PSMCON 2 AVpn trip point select bits PSMCON 1 4 63V 3 08V 2 93V 2 63V PSMCON 0__ PSM powerdown control 1 0n 0 off SP Stack Pointer IE Interrupt Enable register 1 EA enable inturrupts O all inturrupts disabled EADC enable RDYO RDY1 ADC interrupt ET2 enable TF2 EXF2 Timer2 overflow interrupt ADOCON 7 this bit must contain zero ES enable RI TI serial port interrupt ADOCON 6 external reference select bit 0 internal ref ETI enable TF1 Timer overfiow interrupt ADOCON 5S channel selection bits EX1 anable IE1 external interrupt 1 ADOCON 4 _ AIN1 AIN2 AIN3 AIN4 AIN2 AIN2 AIN3 AIN2 Efo enable TFO Timer0 overflow interrupt ADOCON 3 unipolar select bit 0 bipolar EX0 enable IEO external _interrupt 0 ADOCON 2 range select bits aa ADOCON 1 20mV 40mV 80mV 160mV 320mV IEIP2 Interrupt Enable Priority register 2 ADOCON 0 __ 640mV 1 28V 2 56V IEIP2 7 not used ili i IEIP2 6 pirority of TII interrupt timer interval ADC1CON Auxiliary ADC Control Register IEIP2 5 priority of PSMI interrupt power supply monitor AD1CON 6 external reference select bit 0 internal ref IEIP2 4 priority of ISPI inte
7. watchdog write enable PCON 7 double baud rate control PCON 6 enable serial interrupt ISI from power down mode PCON 5 enable interrupt 0 INTO from power down mode PCON 4 ALE disable 0 normal 1 forces ALE high PCON 3 general purpose flag PCON 2 general purpose flag PCON 1 power down control bit 0 normal PCON 0_idle mode control 0 normal PSW Program Status Word cy carry flag AC auxiliary carry flag FO general purpose flag 0 RS1 register bank select control bits RSO active register bank 0 1 2 3 ov overflow flag F1 general purpose flag 1 P parity of ACC DPP Data Pointer Page DPH DPL DPTR Data Pointer ACC Accumulator B auxiliary math register
8. change bytes 1 through C XCHD A Ri exchg low digits swap nibbles Program Branching es ACALL addr11 P Aa call subroutine clear bit to zero aa lt lt Ra aS setitse LL return from sub o 64K bytes set bit to one return from int i 2000h addressable addr11 i complement bit AND bit with C A it wi 1FFFh ANa i A DPTR NOTbit with C amp a a EA 1 calibration rel jump if A 0 OR bit with C internal rel jump if A not 0 NOTBit with C 8K bytes ae ANEC auxillary ADC 0000h Flash EE AES DAG A direct rel bitte bi AIN4 AN 46 bit earn control DAC DAC move bit to bi MUX amp A data rel compare and ANS A ADC calibration Rnidataret equal jump if C set n data rel equa jump if C sel E Neland i INTERRUPT VECTOR ADDRESSES i data rel TEMP bandgap Fla sh EE Rn rel decrement and B P Mii feference jump if not zero riorit rch direct rel JNB bit rel jmp if bit not set Interrupt Interrupt Name eee wiin poe Bit prog Flash EE no operation JBC bit rel jmp amp clear if set Level REFIN C8 thee REFIN 7 detect PSMCON 5 Power Supply Monitor Interrupt 43h 1 cp m WDS WatchDog Timer Interrupt 5Bh 2004A 400pA GD inti ASSEMBLER DIRECTIVES IEO External Interrupt 0 03h lexc ks ee RDYO RDY1 End of ADC Conversion Inter
9. ecimal adjust Logical Operations A source logical AND Data Transfer Operations direct A A source direct data P3 1 TxD P2 2 A10 A18 P0 0 ADO plus 16bit A auxiliary ADC Resour P3 2 INTO P2 3 A11 A19 P0 1 AD1 l l l Kovani nida P3 3 INTI XTALI in P0 2 AD2 DAC 12bit 15us voltage output rail to rail to destination logical OR lt 1LSB DNL jest source 2 direst A DVbo XTAL2 out P0 3 ADS f DGND DV DGND dest data direct data aa EEPROM 8K bytes Flash EE program memory MOV DPTR data16 A source PSAT DOND DNA 640 bytes Flash EE data memory MOVE A AFDPTR move fom Adata ere P3 5 T1 P2 4 A12 A20 P0 4 AD4 code memo logical We e H MOVC A A PC y direct A g P3 6 WR P2 5 A13 A21 P0 5 AD5 microcontroller industry standard 8052 P3 7 RD P2 6 A14 A22 P0 6 AD6 32 I O lines programmable PLL clock MOVX A Ri direct data MOVX A DPTR move to from clear A to zero data memory complement A other on chip features calibrated temperature sensor power supply monitor watchdog timer flexible serial MOVX DPTR A rotate A left 5 gt PUSH dre pushonfo sack Ante PROGRAM MEMORY SPACE read only Bete E POP direct pop from stack rotate A right FFFFh M FUNCTIONAL BLOCK DIAGRAM 98KHz to 12MHz from 32KHz crystal SCLOCK DO P2 7 A15 A23 P0 7 AD7 XCH A source ex
10. not used not used reserved 00h BEh 00h A6h 00h 59h OF1H 80h 00h 00h GN1H HOUR DACCON reserved ADC1H TH2 reserved EDATA2 reserved reserved not used not used reserved 00h FDh 00h E5h 00h DDh 45h D5h 00h CDh 00h BDh 00h A5h 9Ah EDh DACH MIN Bit Addressable Area reserved ADC1L reserved EDATA1 not used reserved GN1L BCh 00h FCh 80h E4h 00h DCh 00h D4h 00h CCh 00h A4h 53h ECh DACL not used GNOH OFOH ADCOH FBh RCAP2H reserved not used reserved SEC not used reserved not used not used 00h 8Dh DPP 00h 8Ch 00h 00h 84h 55h EBh 00h E3h 00h DBh 07h D3h 00h CBh 00h A3h reserved reserved GNOM OFOM ADCOM RCAP2L reserved not used reserved CAh reserved not used 00h 8Bh 00h 83h 55h EAh 00h E2h 00h DAh 00h D2h 00h A2h 00h SBUF GNOL reserved reserved ADCOL ADCMODE ADCOCON ADC1CON reserved ECON not used IEIP2 AOh TIMECON HTHSEC 00h not used TMOD 00h 8Ah 07h 82h DATA MEMORY SPACE read write area Register Bank 3 00h E9h DCON ACC ADCSTAT 00h D9h 00h B9h 00h A9h FFh
11. rrupt serial interface AD1CON 5 channel selection bits IEIP23 this bit must contain zero ADICON 4 AIN3 AIN4 TEMP AINS IEIP2 2 enable TII interrupt timer interval ADICON 3 _unipolar select bit 0 bipolar IEIP2 1 enable PSMI interrupt power supply monitor SF Sync Filter Register faoc 4 096Hz 3 SF _IEIP2 0_enable ISPI interrupt serial interface IP Interrupt Priority register OFOH OFOM OFOL ADCO offset coefficient P7 not used PADC priority of RDYO RDY1 ADC interrupt OF1H OF1L ADC1 offset coefficient PT2 priority of TF2 EXF2 Timer overflow interrupt PS priority of RI TI serial port interrupt GNOH GNOM GNOL ADCO gain coefficient PT1 priority of TF1 Timer1 overflow interrupt PX1 priority of IE1 external INT1 i ici PTO priority of TFO Timer0 overfiow interrupt GN1H GN1L ADC tgan coeficient PXO priority of IEO external INTO ADCOH ADCOM ADCOL ADCO data TMOD Timer Mode register TMOD 3 7 gate control bit O ignore INTx ADC1H ADC1L ADC1 data counter timer select bit O timer timer mode selecton bits TMOD O upper nibble Timert lower nibble Timer0 13bitT 16bitT C BbitT Creload 2x8bitT ICON Current Source Control Register ICON 6 burnout current enable bit ICONS ADC1 current correction bit 0 correction off ICON 4 ADCO current correction bit 0 correction off ICON 3 12 pin select bit 0 pin4 1 pi ICON 2 11 pin select bit 0 pin3 1 ICON 1 12 enable bit
12. rupt 33h ii t D1 define symbol store word values in program memory define internal memory symbol set segment location counter define indirect addressing symbol end of assembly source file define external memory symbol select program memory space TFO TimerO Overflow Interrupt OBh 1E1 External Interrupt 1 13h TF1 Timer1 Overflow Interrupt 1Bh ISPI SPI Interrupt 3Bh RI TI UART Interrupt 23h TF2 EXF2 Timer2 Interrupt 2Bh TIMECON 2 Time Interval Counter Interrupt 53h AVoD AGND PRINTED IN U S A Cs 20 34 48 D XTAL1 XTAL2 ovod vonod RESET SCLOCK 26 define internal bit memory symbol select external data memory space define program memory symbol select internal data memory space reserve bytes of data memory select indirectly addressed internal reserve bits of bit memory data memory space store byte values in program memory BSEG select bit addressable memory space ojo jno JO jv ala ajo www analog com microconverter REV A DATA MEMORY RAM SFRs user Flash EE all read write 00h DEh 00h reserved SPIDAT F7h reserved reserved PSMCON reserved reserved EDATA4 not used reserved not used DFh not used not used PCON 00h 87h 00h BFh E Ss f 00h General Purpose Area reserved reserved reserved reserved reserved reserved EADRL EDATA3 reserved reserved INTVAL C6h
Download Pdf Manuals
Related Search